1993 Index
IEEE Transactions on Computers
Vol. 42

This index covers all items — papers, correspondence, reviews, etc. — that appeared in this periodical during 1993, and items from previous years that were commented upon or corrected in 1993.

The Author Index contains the primary entry for each item, listed under the first author's name, and cross-references from all coauthors. The Subject Index contains several entries for each item under appropriate subject headings, and subject cross-references.

It is always necessary to refer to the primary entry in the Author Index for the exact title, coauthors, and comments/corrections.

AUTHOR INDEX

A

Ae, Tadashi, *see* Kakugawa, Hirotsugu, *T-C May 93* 553-558
Agarwal, V. K., *see* Das, A., *T-C Aug 93* 984-988
Ahn, Keumog, and Sartaj Sahni. NP-hard module rotation problems (Corresp.); *T-C Dec 93* 1506-1510
Al-Bassam, Sulaiman, and Bella Bose. Design of efficient error-correcting balanced codes (Corresp.); *T-C Oct 93* 1261-1266
Alia, Giuseppe, and Enrico Martinelli. On the lower bound to the VLSI complexity of number conversion from weighted to residue representation; *T-C Aug 93* 962-967
Alnuweiri, Hussein M. A new class of optimal bounded-degree VLSI sorting networks (Corresp.); *T-C Jun 93* 746-752
Aly, Khaled A., *see* Dowd, Patrick W., *T-C Sep 93* 1105-1120
Andaleon, David D., *see* Redinbo, G. Robert, *T-C Apr 93* 433-446
Arazi, Benjamin. Architectures for exponentiation over GF(2*n*) adopted for smartcard application (Corresp.); *T-C Apr 93* 494-497
Arlat, Jean, Alain Costes, Yves Crouzet, Jean-Claude Laprie, and David Powell. Fault injection and dependability evaluation of fault-tolerant systems; *T-C Aug 93* 913-923
Arno, Steven, and Ferrell S. Wheeler. Signed digit representations of minimal Hamming weight (Corresp.); *T-C Aug 93* 1007-1010
Auguin, Michel, *see* Boeri, Fernand, *T-C Jan 93* 76-82

B

Bagchi, A., S. L. Hakimi, and E. F. Schmeichel. Gossiping in a distributed network (Corresp.); *T-C Feb 93* 253-256
Bagherzadeh, N., *see* Kavianpour, A., *T-C Jun 93* 742-746
Bagherzadeh, Nader, Nayla Nassif, and Shahram Latifi. A routing and broadcasting scheme on faulty star graphs (Corresp.); *T-C Nov 93* 1398-1403
Balakrishnan, Meera, and C. S. Raghavendra. An analysis of a reliability model for repairable fault-tolerant systems; *T-C Mar 93* 327-339
Banerjee, Subrata, *see* Mukherjee, Biswanath, *T-C Feb 93* 151-167
Berkovich, Simon Y. An overlaying technique for solving linear equations in real-time computing; *T-C May 93* 513-517
Bernhard, P. J. Bounds on the performance of message routing heuristics (Corresp.); *T-C Oct 93* 1253-1256
Bhargava, V. K., *see* Hasan, M. A., *T-C Oct 93* 1278-1280
Bhargava, Vijay K., *see* Gulliver, T. Aaron, *T-C Jan 93* 109-112
Bhatt, Sandeep N., Geppino Pucci, Abhiram Ranade, and Arnold L. Rosenberg. Scattering and gathering messages in networks of processors; *T-C Aug 93* 938-949
Bhattacharya, Bhargab B., *see* Das, Nabanita, *T-C Jun 93* 665-677
Bhide, Shirish, Nigel John, and M. R. Kabuka. A Boolean neural network approach for the traveling salesman problem (Corresp.); *T-C Oct 93* 1271-1278
Bhuyan, Laxmi N., *see* Nanda, Ashwini K., *T-C Apr 93* 458-470
Blaner, Bart, *see* Vassiliadis, Stamatis, *T-C Jul 93* 825-839
Blom, Henk A. P., *see* Pattipati, Krishna R., *T-C Mar 93* 312-326
Blough, Douglas M., and Andrzej Pelc. Diagnosis and repair in multiprocessor systems; *T-C Feb 93* 205-217
Blough, Douglas M., and Andrzej Pelc. A clustered failure model for the memory array reconfiguration problem; *T-C May 93* 518-528
Boeri, Fernand, and Michel Auguin. OPSILA: A vector and parallel processor; *T-C Jan 93* 76-82
Bogineni, Kalyani, *see* Dowd, Patrick W., *T-C Sep 93* 1105-1120
Bose, Bella, *see* Al-Bassam, Sulaiman, *T-C Oct 93* 1261-1266
Bose, Bella, *see* Rowley, Robert A., *T-C Dec 93* 1480-1486
Brand, Daniel, and Tsutomu Sasao. Minimization of AND-EXOR expressions using rewrite rules; *T-C May 93* 568-576
Braun, H., and F. C. Stephan. On optimizing diameter and average distance of directed interconnected networks (Corresp.); *T-C Mar 93* 353-358
Brayton, Robert K., *see* Malik, Abdul A., *T-C Nov 93* 1325-1342
Breuer, Melvin A., *see* Narayanan, Sridhar, *T-C Sep 93* 1121-1131
Bruck, Jehoshua, Robert Cypher, and Ching-Tien Ho. Fault-tolerant meshes and hypercubes with minimal numbers of spares; *T-C Sep 93* 1089-1104
Brunner, Hannes, Andreas Curiger, and Max Hofstetter. On computing multiplicative inverses in GF(2*ⁿ*) (Corresp.); *T-C Aug 93* 1010-1015
Buhmann, Joachim, *see* Lades, Martin, *T-C Mar 93* 300-311

C

Cavallaro, Joseph R., *see* Kota, Kishore, *T-C Jul 93* 769-779
Chakravarty, Sreejit. A characterization of binary decision diagrams; *T-C Feb 93* 129-137
Chang, K. C., *see* Du, David H. C., *T-C Nov 93* 1382-1388
Chatterjee, Abhijit, and Manuel A. d'Abreu. The design of fault-tolerant linear digital state variable systems: Theory and techniques; *T-C Jul 93* 794-808
Chaudhry, Saeed M., *see* Kuprovsky, Mark G., *T-C Sep 93* 1035-1044
Chaudhuri, Parimal Pal, *see* Das, Alokt K., *T-C Mar 93* 340-352
Chen, William Y., Pohua P. Chang, Thomas M. Conte, and Wen-mei W. Hwu. The effect of code expanding optimizations on instruction cache design; *T-C Sep 93* 1045-1057
Chen, Yung-Yuan, and Shambhu J. Upadhyaya. Reliability, reconfiguration, and spare allocation issues in binary-tree architectures based on multiple-level redundancy; *T-C Jun 93* 713-723
Chen, Yung-Yuan, and Shambhu J. Upadhyaya. Yield analysis of reconfigurable array processors based on multiple-level redundancy (Corresp.); *T-C Sep 93* 1136-1141
Cheng, Shyi-Chyi, and Wen-Hsiang Tsai. A neural network implementation of the moment-preserving technique and its application to thresholding (Corresp.); *T-C Apr 93* 501-507
Cheng, Sie-Wing, *see* Lim, Andrew, *T-C May 93* 597-607
Chimento, Philip F., Jr., and K. S. Trivedi. The completion time of programs on processors subject to failure and repair; *T-C Oct 93* 1184-1194
Chiola, Giovanni, Claude Dutheillet, Giuliana Franceschinis, and Serge Haddad. Stochastic well-formed colored nets and symmetric modeling applications; *T-C Nov 93* 1343-1360
Chlamtac, Imrich, Aura Ganz, and Martin G. Kienzle. An HIPPI interconnection system; *T-C Feb 93* 138-150
Choi, Andrew, and Manfred Ruschitzka. Managing locality sets: The model and fixed-size buffers; *T-C Feb 93* 190-204
Chuang, Po-Jen, see Tzeng, Nian-Feng, *T-C Oct 93* 1247-1252
Chung, Pohua P., *see* Chen, William Y., *T-C Sep 93* 1045-1057
Chung, Sang-Hwa, Dan I. Moldovan, and Ronald F. DeMara. A parallel computational model for integrated speech and natural language understanding; *T-C Oct 93* 1171-1183
Ciminiera, Luigi, *see* Montuschi, Paolo, *T-C Feb 93* 239-246
Cohen, Reuven. One-bit delay in ring networks (Corresp.); *T-C Jun 93* 735-737
Comments by Kassel, A. E., and Hunsucker, V. C., *T-C Jun 93* 737-738
Colbourn, Charles J., John S. Devitt, Daryl D. Hunter, and Mino Kontzil. Assessing reliability of multistage interconnection networks; *T-C Oct 93* 1207-1221
Conte, Thomas M., *see* Chen, William Y., *T-C Sep 93* 1045-1057
Costa, Yashodara, *see* Harper, D. T., III, *T-C May 93* 616-624
Costes, Alain, *see* Arlat, Jean, *T-C Aug 93* 913-923
Crouzet, Yves, *see* Arlat, Jean, *T-C Aug 93* 913-923
Curiger, Andreas, *see* Brunner, Hannes, *T-C Aug 93* 1010-1015
Cypher, Robert, *see* Bruck, Jehoshua, *T-C Sep 93* 1089-1104

D

d'Abreu, Manuel A., *see* Chatterjee, Abhijit, *T-C Jul 93* 794-808
Das, A., K. Thulasiraman, V. K. Agarwal, and K. B. Lakshmanan. Multiprocessor fault diagnosis under local constraints (Corresp.); *T-C Aug 93* 984-988

Das, Abhir K., and Parimal Pal Chaudhuri. Vector space theoretic analysis of additive cellular automata and its application for pseudoexhaustive test pattern generation; *T-C Mar 93* 340-352

Das, Nabanita, Bhargab B. Bhattacharya, and Jayasree Dattagupta. Investigation of conflict graphs in multistage interconnection networks and its application to optimal routing; *T-C Jun 93* 665-677

**Dattagupta, Jayasree, see Das, Nabanita, T-C Jun 93* 665-677

Day, Khaled, and Anand Tripathi. Embedding of cycles in arrangement graphs (Corresp.); *T-C Aug 93* 1002-1006

**Day, Martha, see Tzeng, H. C., T-C Jan 93* 122-127

**Debiezy, Bouzid F., see Chang, Sung-Hwa, T-C Oct 93* 1171-1183

**Dertil, John S., see Colbourn, Charles J., T-C Oct 93* 1207-1221

**Dutt, S. K., see Mashhadhi, S. V. R., T-C May 93* 624-630

Di Claudio, Elio D., Gianni Orlandi, and Francesco Piazza. A systolic redundant residue arithmetic error correction circuit; *T-C Apr 93* 427-432

Dimauro, G., S. Impedovo, and G. Pirlo. A new technique for fast number comparison in the residue number system (Corresp.); *T-C May 93* 608-612

Dompkins, Barry G. Rearrangeable three-stage interconnection networks and their routing properties; *T-C May 93* 559-567

Duval, Patrick W., Kalyani Bogineni, Khaled A. Aly, and James A. Perreault. Hierarchical scalable photonic architectures for high-performance processor interconnection; *T-C Sep 93* 1105-1120

Du, Harold H. C., Ichiang Lin, and K. C. Chang. On wafer-packing problems; *T-C Nov 93* 1382-1388

Du, Ding-Zhu, Yeh-Dush Lyuu, and D. Frank Hsu. Line digraph iterations and connectivity analysis of de Bruijn and Kautz graphs (Corresp.); *T-C May 93* 612-616

Duprat, Jean, and Jean-Michel Muller. The CORDIC algorithm: New results for fast VLSI implementation; *T-C Feb 93* 168-178

Duprat, Jean, Yvan Herreros, and Sylvanus Kla. New redundant representations of complex numbers and vectors; *T-C Jul 93* 817-824

**Duthoillet, Claude, see Chiola, Giovanni, T-C Nov 93* 1343-1360

E

El-Amawy, Ahmed, Mostafa Nazghi-Pour, and Manjunath Hegde. Noise modeling effects in redundant synchronizers; *T-C Dec 93* 1487-1494

Eldridge, Stephen E., and Colin D. Walter. Hardware implementation of Montgomery's modular multiplication algorithm; *T-C Jun 93* 693-699

F

Fang, Jenne Zhihl, and Mi Lu. An iteration partition approach for cache or local memory thrashing on parallel processing; *T-C May 93* 529-546

**Fang, Gul-Liang, see Rao, T. R. N., T-C Aug 93* 1020-1024

Fernández-Baca, D., and A. Medepalli. Parametric module allocation on partial *k*-trees (Corresp.); *T-C Jun 93* 738-742

Fisher, P. David, and Sheng-Fu Wu. Race-free state assignments for synthesizing large-scale asynchronous sequential logic circuits; *T-C Sep 93* 1025-1034

**Flynn, Michael J., see Schwarz, Eric M., T-C Oct 93* 1234-1246

**Fortier, Paul, see Lapointe, Marcel, T-C Apr 93* 413-426

Fowler, Raymond E. Hardware efficient algorithms for trigonometric functions (Corresp.); *T-C Feb 93* 235-239

**Franceschinis, Giuliana, see Chiola, Giovanni, T-C Nov 93* 1343-1360

**Fu, H. C., see Sun, K. T., T-C Feb 93* 218-227

**Fujita, Satoshi, see Kakugawa, Hirotsugu, T-C May 93* 553-558

Funahiki, Nobuo, Yoshiyasu Takefuji, and Kso Chun Lee. Comparisons of seven neural network models on traffic control problems in multistage interconnection networks (Corresp.); *T-C Apr 93* 497-501

G

**Gaur, Amra, see Chhattar, Ismich, T-C Feb 93* 138-150

Gelbin, Knrt, Reinhard Heite, and Ulf H. Hollberg. Protected object references in heterogeneous distributed systems; *T-C Jul 93* 809-816

**Ghosal, Dipak, see Mukherjee, Sarit, T-C Aug 93* 1015-1020

Gonzalez, Antonio M., and Jose M. Llaberia. Reducing branch delay to zero in pipelined processors (Corresp.); *T-C Mar 93* 363-371

Gotze, Jurgen, Steffen Paul, and Markus Sauer. An efficient Jacobi-like algorithm for parallel eigenvalue computation; *T-C Sep 93* 1058-1065

**Goyal, Anuraj, see Nicola, Victor F., T-C Dec 93* 1440-1452

Graham, Sidney W., and Steven R. Seidel. The cost of broadcasting on star graphs and *k*-ary hypercubes (Corresp.); *T-C Jun 93* 756-759

Gulliver, T. Aaron, and Vijay K. Bhargava. A systematic (16,8) code for correcting double errors and detecting triple-adjacent errors (Corresp.); *T-C Jan 93* 109-112

**Gupta, Rajesh, see Narayanan, Sridhar, T-C Sep 93* 1121-1131

H

**Haddad, Serge, see Chiola, Giovanni, T-C Nov 93* 1343-1360

**Hakimi, S. L., see Bagchi, A., T-C Feb 93* 253-256

**Hamacher, V. Carl, see Kamal, Ahmed E., T-C Jun 93* 737-738

Hao, Hong, and Edward J. McCluskey. Analysis of gate oxide shorts in CMOS circuits (Corresp.); *T-C Dec 93* 1510-1516

**Harms, Daryl D., see Colbourn, Charles J., T-C Oct 93* 1207-1221

Harper, D. T., III, and Yashodara Costa. Analytical estimation of vector access performance in parallel memory architectures (Corresp.); *T-C May 93* 616-624

Hasan, M. A., M. Z. Wang, and V. K. Bhargava. A modified Massey–Omura parallel multiplier for a class of finite fields (Corresp.); *T-C Oct 93* 1278-1280

Hata, Yukita, Kyoichi Nakashima, and Kazuharu Yamato. Some fundamental properties of multiple-valued Kleenean functions and determination of their logic formulas; *T-C Aug 93* 950-961

**Hayes, John P., see Raghavan, Ram, T-C Apr 93* 471-483

**Hegde, Manjunath, see El-Amawy, Ahmed, T-C Dec 93* 1487-1494

**Heidelberger, Philip, see Nicola, Victor F., T-C Dec 93* 1440-1452

**Heite, Reinhard, see Geihs, Kurt, T-C Jul 93* 809-816

**Herreros, Yvan, see Duprat, Jean, T-C Jul 93* 817-824

**Hill, Mark D., see Pour, Andreas Farid, T-C Mar 93* 257-267

**Ho, Ching-Tien, see Bruck, Jehoshua, T-C Sep 93* 1089-1104

**Ho, Ching-Tien, see Tien, Jenn-Yang, T-C Nov 93* 1393-1398

**Hofstetter, Max, see Brunner, Hannes, T-C Aug 93* 1010-1015

**Hollberg, Ulf H., see Geihs, Kurt, T-C Jul 93* 809-816

Holt, Jordan L., and Jenq-Neng Hwang. Finite precision error analysis of neural network hardware implementations; *T-C Mar 93* 281-290

**Hsu, D. Frank, see Du, Ding-Zhu, T-C May 93* 612-616

**Hsu, Wen-Jun, see Shen, Wen-Zen, T-C Jul 93* 887-891

**Hsu, Yarsun, see Wu, C. Eric, T-C Oct 93* 1154-1162

Hu, Yu Hen, and S. Naganathan. An angle recoding method for CORDIC algorithm implementation (Corresp.); *T-C Jan 93* 99-102

Hua, Klen A., Lishing Liu, and Jih-Kwon Peir. Designing high-performance processors using real address prediction (Corresp.); *T-C Sep 93* 1146-1151

Hua, Klen A., and Jeffrey X. W. Su. Dynamic load balancing in very large shared-nothing hypercube database computers; *T-C Dec 93* 1425-1439

Hughey, Richard. Concurrent error detection on programmable systolic arrays (Corresp.); *T-C Jun 93* 752-756

**Huynh, Huu Tue, see Lapointe, Marcel, T-C Apr 93* 413-426

**Hwang, Gwo-Haur, see Shen, Wen-Zen, T-C Jul 93* 887-891

**Hwang, Jenq-Neng, see Holt, Jordan L., T-C Mar 93* 281-290

**Hwu, Wen-mei W., see Chen, William Y., T-C Sep 93* 1045-1057

I

**Imai, Hideki, see Saitoh, Yuichi, T-C May 93* 547-552

**Immaneni, Venkata R., see Papachristou, Christos A., T-C Jan 93* 45-61

**Impedovo, S., see Dimauro, G., T-C May 93* 608-612

**Ivanov, Andre, see Kameda, Tiko, T-C Feb 93* 228-234

**Iwasaki, Kazuhiko, see Morii, Masakatu, T-C Sep 93* 1152

**Iyer, Ravishankar K., see Tang, Dong, T-C Jan 93* 62-75

J

Jan, Ching Yuh, and A. Yavuz Oruç. Fast self-routing permutation switching on an asymptotically minimum cost network; *T-C Dec 93* 1469-1479

**Jan, Yun-Jung, see Shen, Wen-Zen, T-C Jul 93* 887-891

**Jenevein, Roy, see Laranjeira, Luiz A., T-C Nov 93* 1303-1324

Jha, Niraj K. Fault detection in CVS parity trees with application to strongly self-checking parity and two-rail checkers; *T-C Feb 93* 179-189

**Jha, Niraj K., see Sitaraman, Ramesh K., T-C Jul 93* 780-793

**Jha, Niraj K., see Vinnakota, Bapiraju, T-C Aug 93* 924-937

Johannson, Rolf. A class of (12, 8) codes for correcting single errors and detecting double errors within a nibble (Corresp.); *T-C Dec 93* 1504-1506

**John, Nigel, see Bhide, Shirish, T-C Oct 93* 1271-1278

**Jones, Simon, see Spray, Andrew, T-C Jan 93* 113-118

K

**Kabuka, M. R., see Bhide, Shirish, T-C Oct 93* 1271-1278

**Kallath, Thomas, see Varvarigou, Theodora A., T-C Apr 93* 385-395

**Kallath, Thomas, see Varvarigou, Theodora A., T-C Nov 93* 1281-1293

Kakugawa, Hirotsugu, Satoshi Fujita, Masafumi Yamashita, and Tadashi Ae. Availability of *k*-coterie; *T-C May 93* 553-558

Kamal, Ahmed E., and V. Carl Hamacher. Response to 'One-bit delay in ring networks' by R. Cohen (Corresp.); *T-C Jun 93* 737-738 (Original paper, Jun 93 735-737)

Kameda, Tiko, Slawomir Pilarski, and Andre Ivanov. Notes on multiple input signature analysis; *T-C Feb 93* 228-234
Kantabutra, Vitit. Designing optimum one-level carry-skip adders (Corresp.); *T-C Jun 93* 759-764
Kantabutra, Vitit. Accelerated two-level carry-skip adders—A type of very fast adders (Corresp.); *T-C Nov 93* 1389-1393
Kantabutra, Vitit. A recursive carry-lookahead/carry-select hybrid adder (Corresp.); *T-C Dec 93* 1495-1499
Karpovsky, Mark G., and Saeed M. Chaudhry. Design of self-diagnostic boards by multiple signature analysis; *T-C Sep 93* 1035-1044
Katz, Randy H., *see* Lee, Edward K., *T-C Jun 93* 651-664
Kavianpour, A., and N. Bagherzadeh. A systematic approach for mapping application tasks in hypercubes (Corresp.); *T-C Jun 93* 742-746
Kelsey, Todd P., Kewal K. Saluja, and Soo Y. Lee. An efficient algorithm for sequential circuit test generation; *T-C Nov 93* 1361-1371
Klenzle, Martin G., *see* Chlamtac, Imrich, *T-C Feb 93* 138-150
Kim, Jong, and Kang G. Shin. Deadlock-free fault-tolerant routing in injured hypercubes; *T-C Sep 93* 1078-1088
Kim, Jung H., *see* Park, Sung-Kwon, *T-C Aug 93* 988-992
Kim, Jung H., and Phill K. Rhee. The rule-based approach to reconfiguration of 2-D processor arrays (Corresp.); *T-C Nov 93* 1403-1408
Kla, Sylvanus, *see* Duprat, Jean, *T-C Jul 93* 817-824
Kolluru, Mahadev S., *see* Rao, T. R. N., *T-C Aug 93* 1020-1024
Konen, Wolfgang, *see* Lades, Martin, *T-C Mar 93* 300-311
Koren, Israel, Zahava Koren, and Charles H. Stapper. A unified negative-binomial distribution for yield analysis of defect-tolerant circuits; *T-C Jun 93* 724-734
Koren, Zahava, *see* Koren, Israel, *T-C Jun 93* 724-734
Kota, Kishore, and Joseph R. Cavallaro. Numerical accuracy and hardware tradeoffs for CORDIC arithmetic for special-purpose processors; *T-C Jul 93* 769-779
Kraetzl, Miro, *see* Colbourn, Charles J., *T-C Oct 93* 1207-1221
Krishna, Hari, and Jenn-Dong Sun. On theory and fast algorithms for error correction in residue number system product codes; *T-C Jul 93* 840-853
Kuo, Tai-Haur, Hung Chang Lin, Robert C. Potter, and Dave Schupe. Multiple-valued counter (Corresp.); *T-C Jan 93* 106-109

L

Lades, Martin, Jan C. Vorbrüggen, Joachim Buhmann, Jörg Lange, Christoph v. d. Malsburg, Rolf P. Würtz, and Wolfgang Konen. Distortion invariant object recognition in the dynamic link architecture; *T-C Mar 93* 300-311
Lakshmanan, K. B., *see* Das, A., *T-C Aug 93* 984-988
Lakshmivarahan, S., *see* Madabhushi, S. V. R., *T-C May 93* 624-630
Lange, Jörg, *see* Lades, Martin, *T-C Mar 93* 300-311
Lapointe, Marcel, Huu Tue Huynh, and Paul Fortier. Systematic design of pipelined recursive filters; *T-C Apr 93* 413-426
Laprie, Jean-Claude, *see* Arlat, Jean, *T-C Aug 93* 913-923
Laranjeira, Luiz A., Miroslaw Malek, and Roy Jenevein. Nest: A nested-predicate scheme for fault tolerance; *T-C Nov 93* 1303-1324
Latifi, Shahram. Combinatorial analysis of the fault-diameter of the *n*-cube; *T-C Jan 93* 27-33
Latifi, Shahram, *see* Bagherzadeh, Nader, *T-C Nov 93* 1398-1403
Lee, Edward K., and Randy H. Katz. The performance of parity placements in disk arrays; *T-C Jun 93* 651-664
Lee, Kuo Chun, *see* Funabiki, Nobuo, *T-C Apr 93* 497-501
Lee, Soo Y., *see* Kelsey, Todd P., *T-C Nov 93* 1361-1371
Lee, Sunggu, and Kang G. Shin. Optimal and efficient probabilistic distributed diagnosis schemes (Corresp.); *T-C Jul 93* 882-886
Li, Yong, *see* Pattipati, Krishna R., *T-C Mar 93* 312-326
Lim, Andrew, Siu-Wing Cheng, and Sartaj Sahni. Optimal joining of compacted cells; *T-C May 93* 597-607
Lin, Hual-An, and Chao-Li Tarng. An improved method for constructing multiphase communications protocols; *T-C Jan 93* 15-26
Lin, Hung Chang, *see* Kuo, Tai-Haur, *T-C Jan 93* 106-109
Lin, Ichiang, *see* Du, David H. C., *T-C Nov 93* 1382-1388
Lin, Jung-Lung, *see* Wang, Chin-Liang, *T-C Sep 93* 1141-1146
Lin, Mao-Chao. Constant weight codes for correcting symmetric errors and detecting unidirectional errors; *T-C Nov 93* 1294-1302
Lin, Woei. Manipulating general vectors on synchronous binary *n*-cube; *T-C Jul 93* 863-871
Lloy, Antonio. On the equivalence of fanout-point faults; *T-C Mar 93* 268-271
Liu, Lishing, *see* Hua, Kien A., *T-C Sep 93* 1146-1151
Liu, Yew-Huey, *see* Wu, C. Eric, *T-C Oct 93* 1154-1162
Llaberia, Jose M., *see* Gonzalez, Antonio M., *T-C Mar 93* 363-371
Lloris, Antonio, *see* Ortega, Julio, *T-C Aug 93* 898-912
Lloris-Ruiz, Antonio, *see* Trabado, Pablo P., *T-C May 93* 591-596
Lo, Jien-Chung, Suchai Thanawastien, and T. R. N. Rao. Berger check prediction for array multipliers and array dividers (Corresp.); *T-C Jul 93* 892-896
Lo, Jien-Chung, *see* Rao, T. R. N., *T-C Aug 93* 1020-1024
Lu, Mi, *see* Fang, Jesse Zhixi, *T-C May 93* 529-546
Lyuu, Yuh-Dauh, *see* Du, Ding-Zhu, *T-C May 93* 612-616

M

Madabhushi, S. V. R., S. Lakshmivarahan, and S. K. Dhall. A note on orthogonal graphs (Corresp.); *T-C May 93* 624-630
Malek, Miroslaw, *see* Laranjeira, Luiz A., *T-C Nov 93* 1303-1324
Malik, Abdul A., Robert K. Brayton, A. Richard Newton, and Alberto L. Sangiovanni-Vincentelli. Two-level minimization of multivalued functions with large offsets; *T-C Nov 93* 1325-1342
Malsburg, Christoph v. d., *see* Lades, Martin, *T-C Mar 93* 300-311
Mammone, Richard J., *see* Sankar, Ananth, *T-C Mar 93* 291-299
Mandelbaum, David M. Some results on a SRT type division scheme (Corresp.); *T-C Jan 93* 102-106
Martinelli, Enrico, *see* Alia, Giuseppe, *T-C Aug 93* 962-967
Mazenc, Christophe, Xavier Merrheim, and Jean-Michel Muller. Computing functions $\cos^{-1}$ and $\sin^{-1}$ using CORDIC (Corresp.); *T-C Jan 93* 118-122
Mazumder, Pinaki. Design of a fault-tolerant three-dimensional dynamic random-access memory with on-chip error-correcting circuit; *T-C Dec 93* 1453-1468
McCluskey, Edward J., *see* Hao, Hong, *T-C Dec 93* 1510-1516
Medepalli, A., *see* Fernández-Baca, D., *T-C Jun 93* 738-742
Mehta, Dinesh P., and Sartaj Sahni. A data structure for circular string analysis and visualization (Corresp.); *T-C Aug 93* 992-997
Melhem, Rami G., *see* Qiao, Chunming, *T-C May 93* 577-590
Mendelson, Abraham, Dominique Thiébaut, and Dhiraj K. Pradhan. Modeling live and dead lines in cache memory systems; *T-C Jan 93* 1-14
Merrheim, Xavier, *see* Mazenc, Christophe, *T-C Jan 93* 118-122
Miel, George. Constant geometry fast Fourier transforms on array processors (Corresp.); *T-C Mar 93* 371-375
Miller, Russ, V. K. Prasanna-Kumar, Dionisios I. Reisis, and Quentin F. Stout. Parallel computations on reconfigurable meshes; *T-C Jun 93* 678-692
Moldovan, Dan I., *see* Chung, Sang-Hwa, *T-C Oct 93* 1171-1183
Montuschi, Paolo, and Luigi Ciminiera. Reducing iteration time when result digit is zero for radix 2 SRT division and square root with redundant remainders (Corresp.); *T-C Feb 93* 239-246
Morii, Masakatu, and Kazuhiko Iwasaki. A note on aliasing probability for multiple input signature analyzer (Corresp.); *T-C Sep 93* 1152. (Comments on a paper by D. K. Pradham et al., Apr 90 586-591)
Mukherjee, Biswanath, and Subrata Banerjee. Alternative strategies for improving the fairness in and an analytical model of the DQDB network; *T-C Feb 93* 151-167
Mukherjee, Sarit, Satish K. Tripathi, and Dipak Ghosal. A multiclass priority-based slotted-ring LAN and its analysis (Corresp.); *T-C Aug 93* 1015-1020
Muller, Jean-Michel, *see* Mazenc, Christophe, *T-C Jan 93* 118-122
Muller, Jean-Michel, *see* Duprat, Jean, *T-C Feb 93* 168-178

N

Naganathan, S., *see* Hu, Yu Hen, *T-C Jan 93* 99-102
Nakashima, Kyoichi, *see* Hata, Yukata, *T-C Aug 93* 950-961
Nakayama, Marvin K., *see* Nicola, Victor F., *T-C Dec 93* 1440-1452
Nanda, Ashwini K., and Laxmi N. Bhuyan. Design and analysis of cache coherent multistage interconnection networks; *T-C Apr 93* 458-470
Napolitano, Leonard M., Jr., *see* Redinbo, G. Robert, *T-C Apr 93* 433-446
Naraghi-Pour, Morteza, *see* El-Amawy, Ahmed, *T-C Dec 93* 1487-1494
Narayanan, Sridhar, Rajesh Gupta, and Melvin A. Breuer. Optimal configuring of multiple scan chains; *T-C Sep 93* 1121-1131
Nassif, Nayla, *see* Bagherzadeh, Nader, *T-C Nov 93* 1398-1403
Newton, A. Richard, *see* Malik, Abdul A., *T-C Nov 93* 1325-1342
Nicola, Victor F., *see* Thomasian, Alexander, *T-C Jan 93* 83-98
Nicola, Victor F., Marvin K. Nakayama, Philip Heidelberger, and Ambuj Goyal. Fast simulation of highly dependable systems with general failure and repair processes; *T-C Dec 93* 1440-1452

O

Orlandi, Gianni, *see* Di Claudio, Elio D., *T-C Apr 93* 427-432
Ortega, Julio, Alberto Prieto, Antonio Lloris, and Francisco J. Pelayo. Generalized Hopfield neural network for concurrent testing; *T-C Aug 93* 898-912

Ortega, Julio, Antonio Lloris Ruiz, Alberto Prieto, and Francisco J. Pelayo. Test-pattern generation based on Reed–Muller coefficients; *T-C Aug 93* 968-980
Ortega-Lopera, Julio, *see* Trabado, Pablo P., *T-C May 93* 591-596
Oruç, A. Yavuz, *see* Jan, Ching Yuh, *T-C Dec 93* 1469-1479

P

Papachristou, Christos A., and Venkata R. Immaneni. Vertical migration of software functions and algorithms using enhanced microsequencing; *T-C Jan 93* 45-61
Parhami, Behrooz. On the implementation of arithmetic support functions for generalized signed-digit number systems (Corresp.); *T-C Mar 93* 379-384
Park, Sung-Kwon, and Jung H. Kim. Geometrical learning algorithm for multilayer neural networks in a binary field (Corresp.); *T-C Aug 93* 988-992
Pattipati, Krishna R., Yong Li, and Henk A. P. Blom. A unified framework for the performability evaluation of fault-tolerant computer systems; *T-C Mar 93* 312-326
Paul, Steffen, *see* Götze, Jürgen, *T-C Sep 93* 1058-1065
Peir, Jih-Kwon, *see* Hua, Kien A., *T-C Sep 93* 1146-1151
Pelayo, Francisco J., *see* Ortega, Julio, *T-C Aug 93* 898-912
Pelayo, Francisco J., *see* Ortega, Julio, *T-C Aug 93* 968-980
Pelc, Andrzej, *see* Blough, Douglas M., *T-C Feb 93* 205-217
Pelc, Andrzej, *see* Blough, Douglas M., *T-C May 93* 518-528
Perleberg, Chris H., and Alan Jay Smith. Branch target buffer design and optimization; *T-C Apr 93* 396-412
Perreault, James A., *see* Dowd, Patrick W., *T-C Sep 93* 1105-1120
Pham, Hoang, *see* Upadhyaya, Shambhu J., *T-C Apr 93* 484-493
Phillips, James, *see* Vassiliadis, Stamatis, *T-C Jul 93* 825-839
Piazza, Francesco, *see* Di Claudio, Elio D., *T-C Apr 93* 427-432
Piestrak, Stanisław J. The minimal test set for multioutput threshold circuits implemented as sorting networks; *T-C Jun 93* 700-712
Pilarski, Sławomir, *see* Kameda, Tiko, *T-C Feb 93* 228-234
Pirlo, G., *see* Dimauro, G., *T-C May 93* 608-612
Pomeranz, Irith, and Sudhakar M. Reddy. Classification of faults in synchronous sequential circuits; *T-C Sep 93* 1066-1077
Pomeranz, Irith, and Sudhakar M. Reddy. Testing of fault-tolerant hardware through partial control of inputs (Corresp.); *T-C Oct 93* 1267-1271
Porter, William A., and Xiaoyan Zheng. A nonbinary neural network design (Corresp.); *T-C Sep 93* 1132-1135
Potter, Robert C., *see* Kuo, Tai-Haur, *T-C Jan 93* 106-109
Pour, Andreas Farid, and Mark D. Hill. Performance implications of tolerating cache faults; *T-C Mar 93* 257-267
Powell, David, *see* Arlat, Jean, *T-C Aug 93* 913-923
Pradhan, Dhiraj K., *see* Mendelson, Abraham, *T-C Jan 93* 1-14
Pradhan, Dhiraj K., *see* Vaidya, Nitin H., *T-C Oct 93* 1195-1206
Prasanna-Kumar, V. K., *see* Miller, Russ, *T-C Jun 93* 678-692
Prieto, Alberto, *see* Ortega, Julio, *T-C Aug 93* 898-912
Prieto, Alberto, *see* Ortega, Julio, *T-C Aug 93* 968-980
Pucci, Geppino, *see* Bhatt, Sandeep N., *T-C Aug 93* 938-949

Q

Qiao, Chunming, and Rami G. Melhem. Time-division optical communications in multiprocessor arrays; *T-C May 93* 577-590

R

Raghavan, Ram, and John P. Hayes. Reducing interference among vector accesses in interleaved memories; *T-C Apr 93* 471-483
Raghavan, Vijay. On asymmetric invalidation with partial tests (Corresp.); *T-C Jun 93* 764-768
Raghavan, Vijay, *see* Stephens, Judy, *T-C Aug 93* 981-983
Raghavendra, C. S., *see* Balakrishnan, Meera, *T-C Mar 93* 327-339
Rajski, Janusz, and Jerzy Tyszer. Accumulator-based compaction of test responses; *T-C Jun 93* 643-650
Rajski, Janusz, and Jerzy Tyszer. Recursive pseudoexhaustive test pattern generation (Corresp.); *T-C Dec 93* 1517-1521
Ranade, Abhiram, *see* Bhatt, Sandeep N., *T-C Aug 93* 938-949
Rao, Nageswara S. V. Expected-value analysis of two single fault diagnosis algorithms; *T-C Mar 93* 272-280
Rao, Nageswara S. V. Computational complexity issues in operative diagnosis of graph-based systems; *T-C Apr 93* 447-457
Rao, T. R. N., *see* Lo, Jien-Chung, *T-C Jul 93* 892-896
Rao, T. R. N., Gui-Liang Feng, Mahadev S. Kolluru, and Jien-Chung Lo. Novel totally self-checking Berger code checker designs based on generalized Berger code partitioning (Corresp.); *T-C Aug 93* 1020-1024
Ravi, S. S., *see* Rosenkrantz, Daniel J., *T-C May 93* 630-635
Reddy, Sudhakar M., *see* Pomeranz, Irith, *T-C Sep 93* 1066-1077
Reddy, Sudhakar M., *see* Pomeranz, Irith, *T-C Oct 93* 1267-1271
Redinbo, G. Robert, Leonard M. Napolitano, Jr., and David D. Andaleon. Multibit correcting data interface for fault-tolerant systems; *T-C Apr 93* 433-446
Reisis, Dionisios I., *see* Miller, Russ, *T-C Jun 93* 678-692
Rhee, Phill K., *see* Kim, Jung H., *T-C Nov 93* 1403-1408
Rosenberg, Arnold L., *see* Bhatt, Sandeep N., *T-C Aug 93* 938-949
Rosenkrantz, Daniel J., and S. S. Ravi. Improved bounds for algorithm-based fault tolerance (Corresp.); *T-C May 93* 630-635
Rowley, Robert A., and Bella Bose. Fault-tolerant ring embedding in de Bruijn networks; *T-C Dec 93* 1480-1486
Roychowdhury, Vwani P., *see* Varvarigou, Theodora A., *T-C Apr 93* 385-395
Roychowdhury, Vwani P., *see* Varvarigou, Theodora A., *T-C Nov 93* 1281-1293
Ruiz, Antonio Lloris, *see* Ortega, Julio, *T-C Aug 93* 968-980
Ruschitzka, Manfred, *see* Choi, Andrew, *T-C Feb 93* 190-204

S

Saha, Avijit, Chuan-Lin Wu, and Dun-Sung Tang. Approximation, dimension reduction, and nonconvex optimization using linear superpositions of Gaussians; *T-C Oct 93* 1222-1233
Sahni, Sartaj, *see* Lim, Andrew, *T-C May 93* 597-607
Sahni, Sartaj, *see* Mehta, Dinesh P., *T-C Aug 93* 992-997
Sahni, Sartaj, *see* Ahn, Keumog, *T-C Dec 93* 1506-1510
Saitoh, Yuichi, and Hideki Imai. Some codes for correcting and detecting unidirectional byte errors; *T-C May 93* 547-552
Saluja, Kewal K., *see* Kelsey, Todd P., *T-C Nov 93* 1361-1371
Sanchis, Laura A. Multiple-way network partitioning with different cost functions (Corresp.); *T-C Dec 93* 1500-1504
Sangiovanni-Vincentelli, Alberto L., *see* Malik, Abdul A., *T-C Nov 93* 1325-1342
Sankar, Ananth, and Richard J. Mammone. Growing and pruning neural tree networks; *T-C Mar 93* 291-299
Sasao, Tsutomu, *see* Brand, Daniel, *T-C May 93* 568-576
Sasinowski, John E., and Jay K. Strosnider. A dynamic programming algorithm for cache memory partitioning for real-time systems (Corresp.); *T-C Aug 93* 997-1001
Sauer, Matthias, *see* Götze, Jürgen, *T-C Sep 93* 1058-1065
Schmeichel, E. F., *see* Bagchi, A., *T-C Feb 93* 253-256
Schupe, Dave, *see* Kuo, Tai-Haur, *T-C Jan 93* 106-109
Schwarz, Eric M., *see* Vassiliadis, Stamatis, *T-C Jan 93* 127
Schwarz, Eric M., and Michael J. Flynn. Parallel high-radix nonrestoring division; *T-C Oct 93* 1234-1246
Seidel, Steven R., *see* Graham, Sidney W., *T-C Jun 93* 756-759
Sha, Edwin Hsing-Mean, and Kenneth Steiglitz. Reconfigurability and reliability of systolic/wavefront arrays; *T-C Jul 93* 854-862
Shen, Wen-Zen, Gwo-Haur Hwang, Wen-Jun Hsu, and Yun-Jung Jan. Design of pseudoexhaustive testable PLA with low overhead (Corresp.); *T-C Jul 93* 887-891
Shin, Kang G., *see* Lee, Sunggu, *T-C Jul 93* 882-886
Shin, Kang G., *see* Kim, Jong, *T-C Sep 93* 1078-1088
Sitaraman, Ramesh K., and Niraj K. Jha. Optimal design of checks for error detection and location in fault-tolerant multiprocessor systems; *T-C Jul 93* 780-793
Smith, Alan Jay, *see* Perleberg, Chris H., *T-C Apr 93* 396-412
Sohi, Gurindar Singh. High-bandwidth interleaved memories for vector processors—A simulation study; *T-C Jan 93* 34-44
Spray, Andrew, and Simon Jones. Performance trandeoffs in rings of data-driven elements (Corresp.); *T-C Jan 93* 113-118
Stapper, Charles H., *see* Koren, Israel, *T-C Jun 93* 724-734
Stapper, Charles H. Improved yield models for fault-tolerant memory chips; *T-C Jul 93* 872-881
Steiglitz, Kenneth, *see* Sha, Edwin Hsing-Mean, *T-C Jul 93* 854-862
Stephan, F. C., *see* Braun, H., *T-C Mar 93* 353-358
Stephens, Judy, and Vijay Raghavan. On single-fault set diagnostically in the PMC model (Corresp.); *T-C Aug 93* 981-983
Stone, Harold, *see* Thiébaut, Dominique, *T-C May 93* 635-636
Stouraitis, Thanos. Borrow: A fault-tolerance scheme for wavefront array processors (Corresp.); *T-C Oct 93* 1257-1261
Stout, Quentin F., *see* Miller, Russ, *T-C Jun 93* 678-692
Strosnider, Jay K., *see* Sasinowski, John E., *T-C Aug 93* 997-1001
Su, Jeffrey X. W., *see* Hua, Kien A., *T-C Dec 93* 1425-1439
Subramanian, Narayan, *see* van de Liefvoort, Appie, *T-C Mar 93* 358-362
Sun, Jenn-Dong, *see* Krishna, Hari, *T-C Jul 93* 840-853
Sun, K. T., and H. C. Fu. A hybrid neural network model for solving optimization problems; *T-C Feb 93* 218-227

T

Takefuji, Yoshiyasu, *see* Funabiki, Nobuo, *T-C Apr 93* 497-501
Tang, Dong, and Ravishankar K. Iyer. Dependability measurement and modeling of a multicomputer system; *T-C Jan 93* 62-75
Tang, Dun-Sung, *see* Saha, Avijit, *T-C Oct 93* 1222-1233
Tarng, Chao-Li, *see* Lin, Hsui-An, *T-C Jan 93* 15-26
Thanawastien, Suchai, *see* Lo, Jien-Chung, *T-C Jul 93* 892-896
Thiébaut, Dominique, *see* Mendelson, Abraham, *T-C Jan 93* 1-14
Thiébaut, Dominique, Joel Wolf, and Harold Stone. Corrigendum to "Synthetic traces for trace-driven simulation of cache memories" (Corresp.); *T-C May 93* 635-636
Thomasian, Alexander, and Victor F. Nicola. Performance evaluation of a threshold policy for scheduling readers and writers; *T-C Jan 93* 83-98
Thulasiraman, K., *see* Das, A., *T-C Aug 93* 984-988
Tien, Jenn-Yang, Ching-Tien Ho, and Wei-Pang Yang. Broadcasting on incomplete hypercubes (Corresp.); *T-C Nov 93* 1393-1398
Torng, H. C., and Martin Day. Interrupt handling for out-of-order execution processors (Corresp.); *T-C Jan 93* 122-127
Towsley, D., *see* van den Berg, J., *T-C Apr 93* 508-512
Trabado, Pablo P., Antonio Lloris-Ruiz, and Julio Ortega-Lopera. Solution of switching equations based on a tabular algebra; *T-C May 93* 591-596
Tripathi, Anand, *see* Das, Khaled, *T-C Aug 93* 1002-1006
Tripathi, Satish K., *see* Mukherjee, Sunit, *T-C Aug 93* 1015-1020
Trivedi, K. S., *see* Chimento, Philip F., Jr., *T-C Oct 93* 1184-1194
Tsai, Wen-Hsiang, *see* Cheng, Shyi-Chyi, *T-C Apr 93* 501-507
Tyagi, Akhilesh. A reduced-area scheme for carry-select adders; *T-C Oct 93* 1163-1170
Tyszer, Jerzy, *see* Rajski, Janusz, *T-C Jun 93* 643-650
Tyszer, Jerzy, *see* Rajski, Janusz, *T-C Dec 93* 1517-1521
Tzeng, Nian-Feng, A cube-connected cycles architecture with high reliability and improved performance (Corresp.); *T-C Feb 93* 246-253
Tzeng, Nian-Feng, Po-Jen Chuang, and Chwan-Hwa Wu. Creating disjoint paths in Gamma interconnection networks (Corresp.); *T-C Oct 93* 1247-1252

U

Upadhyaya, Shambhu J., and Hoang Pham. Analysis of noncoherent systems and an architecture for the computation of the system reliability; *T-C Apr 93* 484-493
Upadhyaya, Shambhu J., *see* Chen, Yung-Yuan, *T-C Jun 93* 713-723
Upadhyaya, Shambhu J., *see* Chen, Yung-Yuan, *T-C Sep 93* 1136-1141

V

Valdya, Nitin H., and Dhiraj K. Pradhan. Fault-tolerant design strategies for high reliability and safety; *T-C Oct 93* 1195-1206
van de Liefvoort, Appie, and Narayan Subramanian. A new approach for the performance analysis of a single-bus multiprocessor system with general service times (Corresp.); *T-C Mar 93* 358-362
van den Berg, J., and D. Towsley. Properties of the miss ratio for a 2-level storage model with LRU or FIFO replacement strategy and independent references (Corresp.); *T-C Apr 93* 508-512
Varvarigou, Theodora A., Vwani P. Roychowdhury, and Thomas Kailath. A polynomial time algorithm for reconfiguring multiple-track models; *T-C Apr 93* 385-395
Varvarigou, Theodora A., Vwani P. Roychowdhury, and Thomas Kailath. Reconfiguring processor arrays using multiple-track models: The 3-track-1-spare-approach; *T-C Nov 93* 1281-1293
Vassiliadis, Stamatis, and Eric M. Schwarz. Correction to "Hard-wired multipliers with encoded partial products" (Nov 91 1181-1197); *T-C Jan 93* 127
Vassiliadis, Stamatis, James Phillips, and Bart Blaner. Interlock collapsing ALU's; *T-C Jul 93* 825-839
Visnakota, Bapiraju, and Niraj K. Jha. Diagnosability and diagnosis of algorithm-based fault-tolerant systems; *T-C Aug 93* 924-937
Vorbrüggen, Jan C., *see* Lades, Martin, *T-C Mar 93* 300-311

W

Walter, Colin D. Systolic modular multiplication (Corresp.); *T-C Mar 93* 376-378
Walter, Colin D., *see* Eldridge, Stephen E., *T-C Jun 93* 693-699
Wang, Chin-Liang, and Jung-Lung Lin. A systolic architecture for computing inverses and divisions in finite fields GF(2m) (Corresp.); *T-C Sep 93* 1141-1146
Wang, M. Z., *see* Hasan, M. A., *T-C Oct 93* 1278-1280
Wang, Tao, Xiaohua Zhuang, Xiaolong Xing, and Xipeng Xiao. A neuron-weighted learning algorithm and its hardware implementation in associative memories (Corresp.); *T-C May 93* 636-640
Wheeler, Ferrell S., *see* Amin, Steven, *T-C Aug 93* 1007-1010
Wilkins, Kent B. An optimal graph-construction approach to placing program signatures for signature monitoring; *T-C Nov 93* 1372-1381
Wolf, Joel, *see* Thiébaut, Dominique, *T-C May 93* 635-636
Wu, C. Eric, Yarsun Hsu, and Yew-Huey Liu. A quantitative evaluation of cache types for high-performance computer systems; *T-C Oct 93* 1154-1162
Wu, Chwan-Lin, *see* Saha, Avijit, *T-C Oct 93* 1222-1233
Wu, Chwan-Hwa, *see* Tzeng, Nian-Feng, *T-C Oct 93* 1247-1252
Wu, Sheng-Ru, *see* Fisher, P. David, *T-C Sep 93* 1025-1034
Würtz, Rolf P., *see* Lades, Martin, *T-C Mar 93* 300-311

X

Xiao, Xipeng, *see* Wang, Tao, *T-C May 93* 636-640
Xing, Xiaolong, *see* Wang, Tao, *T-C May 93* 636-640

Y

Yamashita, Masafumi, *see* Kakugawa, Hirotsugu, *T-C May 93* 553-558
Yamato, Kazuhiro, *see* Hata, Yukata, *T-C Aug 93* 958-961
Yang, Qing, Introducing a new cache design into vector computers; *T-C Dec 93* 1411-1424
Yang, Wei-Pang, *see* Tien, Jenn-Yang, *T-C Nov 93* 1393-1398

Z

Zhang, Xiaoyan, *see* Foster, William A., *T-C Sep 93* 1132-1135
Zhuang, Xiaohua, *see* Wang, Tao, *T-C May 93* 636-640

SUBJECT INDEX

A

Addition
- accelerated two-level carry-skip adder implemented in 2-pm CMOS technology. *Kantabutra, Vitit, T-C Nov 93* 1389-1393
- designing optimum one-level carry-skip adders in CMOS technology. *Kantabutra, Vitit, T-C Jun 93* 759-764
- recursive carry-lookahead/carry-select hybrid adder implemented in 1-pm CMOS technology. *Kantabutra, Vitit, T-C Dec 93* 1495-1499
- reduced-area scheme for carry-select adders. *Tyagi, Akhilesh, T-C Oct 93* 1163-1170

Algebra; cf. Boolean functions; Fields (algebraic); Linear algebra; Matrices; Set theory; Vectors

ANSI standards
- operation, configuration, and management of IEPI interconnection system. *Clabaugh, Jurick, + , T-C Feb 93* 138-150

Approximation methods
- clustered-failure model for memory array reconfiguration. *Blough, Douglas M., + , T-C May 93* 518-528
- using radial-basis-function networks for approximation, dimension reduction, and nonconvex optimization. *Saha, Avijit, + , T-C Oct 93* 1222-1233

Arithmetic
- angle recoding method for CORDIC algorithm implementation. *Hu, Yu Hen, + , T-C Jan 93* 99-102
- architectures for exponentiation over GF(2^m) adopted for numerical application. *Arazi, Benjamin, T-C Apr 93* 494-497
- computing functions $\cos^{-1}$ and $\sin^{-1}$ using CORDIC. *Maeurer, Christophe, + , T-C Jan 93* 118-122

Arithmetic; cf. Addition; Division; Fixed-point arithmetic; Multiplication; Radix conversion; Redundant number systems; Residue arithmetic

Arithmetic coding
- Berger check prediction for array multipliers and array dividers. *Lo, Jien-Chung, + , T-C Jul 93* 892-896

Arithmetic coding; cf. Residue coding

Array processing
- borrowing-based fault-tolerance scheme for wavefront array processors. *Stamatis, Thanos, T-C Oct 93* 1257-1261
- constant-geometry FFTs on array processors. *Miel, George, T-C Mar 93* 371-375

fault-tolerant redundant structures based on dynamic graphs for reconfigurable, reliable wavefront and systolic arrays. *Shu, Edwin Hsing-Mean*, + , *T-C Jul 93* 854-862
manipulating general vectors on synchronous binary *n*-cube. *Lin, Wuei*, *T-C Jul 93* 863-871
polynomial-time algorithm for reconfiguring multiple-track models. *Varvarigos, Theodora A.*, + , *T-C Apr 93* 385-395
reconfiguring processor arrays using three-track-one-spare model. *Varvarigos, Theodora A.*, + , *T-C Nov 93* 1281-1293
reliability, reconfiguration, and spare allocation issues in binary-tree VLSI/WSI array architectures based on multilevel redundancy. *Chen, Yung-Yuan*, + , *T-C Jun 93* 713-723
rule-based approach to reconfiguration of 2-D processor arrays. *Kim, Jung H.*, + , *T-C Nov 93* 1403-1408
yield analysis for reconfigurable array processors based on multiple-level redundancy. *Chen, Yung-Yuan*, + , *T-C Sep 93* 1136-1141

Array processing; cf. Systolic arrays

Arrays
parity placement performance in redundant arrays of inexpensive disks. *Lee, Edward K.*, + , *T-C Jun 93* 651-664

Arrays; cf. Logic arrays

Associative memories
nearest-neighbor-weighted learning algorithm and its hardware implementation in associative memories. *Wang, Tao*, + , *T-C May 93* 636-640

Asynchronous logic circuits
race-free state assignments for synthesizing large-scale asynchronous sequential logic circuits. *Fisher, P. David*, + , *T-C Sep 93* 1025-1034

Automata; cf. Cellular automata; Finite automata

B

Bibliographies
design and optimization of branch target buffers for caching branch information in pipelined processors. *Perleberg, Chris H.*, + , *T-C Apr 93* 396-412
using radial-basis-function networks for approximation, dimension reduction, and nonconvex optimization. *Saha, Avijit*, + , *T-C Oct 93* 1222-1233

Bipolar integrated circuits; cf. Transistor-transistor logic

Block coding; cf. Cyclic coding; Reed–Solomon coding

Boolean functions
Boolean neural network approach to traveling salesman problem. *Bhide, Shirish*, + , *T-C Oct 93* 1271-1278
characterization of binary decision diagrams in terms of computational complexity. *Chakravarty, Sreejit*, *T-C Feb 93* 129-137
solution of switching equations based on tabular algebra. *Trabado, Pablo P.*, + , *T-C May 93* 591-596

Broadcast channels
algorithm for routing and broadcasting on faulty star graphs. *Bagherzadeh, Nader*, + , *T-C Nov 93* 1398-1403
broadcasting algorithm based on edge-disjoint spanning trees for incomplete hypercubes. *Tien, Jenn-Yang*, + , *T-C Nov 93* 1393-1398
cost of broadcasting on star graphs and *k*-ary hypercubes. *Graham, Sidney W.*, + , *T-C Jun 93* 756-759
gossiping in distributed point-to-point networks and multihop radio networks. *Bagchi, A.*, + , *T-C Feb 93* 253-256

Buffer memories
design and optimization of branch target buffers for caching branch information in pipelined processors. *Perleberg, Chris H.*, + , *T-C Apr 93* 396-412
memory management model for fixed-size buffers based on describing reference behavior in terms of locality-set sequences. *Choi, Andrew*, + , *T-C Feb 93* 190-204

Built-in testing
design of fault-tolerant 3-D dynamic RAM with on-chip error-correcting circuit using augmented product code. *Mazumder, Pinaki*, *T-C Dec 93* 1453-1468

Built-in testing; cf. Self-testing

C

Cache memories
analytic modeling of live and dead lines in multitasking cache memory systems assuming fractal program behavior. *Mendelson, Abraham*, + , *T-C Jan 93* 1-14
correction to "Synthetic traces for trace-driven simulation of cache memories". *Thiébaut, Dominique*, + , *T-C May 93* 635-636
design and analysis of cache-coherent multistage interconnection networks. *Nanda, Ashwini K.*, + , *T-C Apr 93* 458-470
designing high-performance processors using real address prediction to simplify cache access paths. *Hsu, Kuen A.*, + , *T-C Sep 93* 1146-1151
dynamic programming algorithm for cache or local RAM memory partitioning for real-time systems. *Sasinowski, John E.*, + , *T-C Aug 93* 997-1001
effects of three types of code expanding optimizations on instruction cache design. *Chen, William Y.*, + , *T-C Sep 93* 1045-1057
effects on cache miss ratio of tolerating noncritical faults in on-chip microprocessor cache. *Pour, Andreas Farid*, + , *T-C Mar 93* 257-267
iteration partition approach for cache or local memory thrashing on parallel processors. *Fang, Jesse Zhixi*, + , *T-C May 93* 529-546
prime-mapped cache design for vector computers. *Yang, Qing*, *T-C Dec 93* 1411-1424
quantitative evaluation of cache types for high-performance computer systems. *Wu, C. Eric*, + , *T-C Oct 93* 1154-1162

Cache memories; cf. Buffer memories

Causality
method for maintaining causality within medium-grained cellular-based architectures that combines benefits of data-driven communication and globally clocked systolic arrays. *Spray, Andrew*, + , *T-C Jan 93* 113-118

Cellular automata
vector-space-theoretic analysis of additive cellular automata; application to pseudoexhaustive test pattern generation. *Das, Alok K.*, + , *T-C Mar 93* 340-352

Cellular logic
elementary-event-based method for computing reliability of noncoherent systems. *Upadhyaya, Shambhu J.*, + , *T-C Apr 93* 484-493
optimal joining of compacted cells using combination of stretching and river routing methods. *Lim, Andrew*, + , *T-C May 93* 597-607

Cellular logic arrays
method for maintaining causality within medium-grained cellular-based architectures that combines benefits of data-driven communication and globally clocked systolic arrays. *Spray, Andrew*, + , *T-C Jan 93* 113-118

Circuit noise
stochastic model of noise effects in redundant synchronizers. *El-Amawy, Ahmed*, + , *T-C Dec 93* 1487-1494

Circuit optimization
minimization of AND-EXOR expressions using rewrite rules. *Brand, Daniel*, + , *T-C May 93* 568-576
two-level minimization of multivalued functions with large offsets. *Malik, Abdul A.*, + , *T-C Nov 93* 1325-1342

Circuit optimization; cf. Layout, integrated circuits

Circuits; cf. Counting circuits; Integrated circuits; Large-scale circuits; Very-large-scale integration

Circuit synthesis
minimization of AND-EXOR expressions using rewrite rules. *Brand, Daniel*, + , *T-C May 93* 568-576
race-free state assignments for synthesizing large-scale asynchronous sequential logic circuits. *Fisher, P. David*, + , *T-C Sep 93* 1025-1034
two-level minimization of multivalued functions with large offsets. *Malik, Abdul A.*, + , *T-C Nov 93* 1325-1342

Circuit topology; cf. Multiprocessing, interconnection

CMOS integrated circuits
accelerated two-level carry-skip adder implemented in 2-μm CMOS technology. *Kantabutra, Vitit*, *T-C Nov 93* 1389-1393
designing optimum one-level carry-skip adders in CMOS technology. *Kantabutra, Vitit*, *T-C Jun 93* 759-764
fault detection in cascode-voltage-switch parity trees with application to strongly self-checking parity and two-rail checkers. *Jha, Niraj K., T-C Feb 93* 179-189
recursive carry-lookahead/carry-select hybrid adder implemented in 1-μm CMOS technology. *Kantabutra, Vitit*, *T-C Dec 93* 1495-1499
resistance, voltage, temperature, and pattern dependence of CMOS logic circuit operation in presence of gate oxide shorts. *Hao, Hong*, + , *T-C Dec 93* 1510-1516

Coding/decoding
angle recoding method for CORDIC algorithm implementation. *Hu, Yu Hen*, + , *T-C Jan 93* 99-102
class of (12, 8) codes for correcting single errors and detecting double errors within nibble. *Johansson, Rolf*, *T-C Dec 93* 1504-1506
codes for correcting and detecting unidirectional byte errors. *Saitoh, Yuichi*, + , *T-C May 93* 547-552
constant weight codes for correcting symmetric errors and detecting unidirectional errors. *Lin, Mao-Chao*, *T-C Nov 93* 1294-1302
design of efficient error-correcting balanced codes. *Al-Bassam, Sulaiman*, + , *T-C Oct 93* 1261-1266
fault detection in cascode-voltage-switch parity trees with application to strongly self-checking parity and two-rail checkers. *Jha, Niraj K., T-C Feb 93* 179-189
totally-self-checking Berger code checker designs based on generalized Berger code partitioning. *Rao, T. R. N.*, + , *T-C Aug 93* 1020-1024

Coding/decoding; cf. Arithmetic coding; Cryptography; Cyclic coding; Hamming coding; Majority-logic decoding; Permutation coding; Product coding; Reed–Solomon coding; Residue coding
Combinatorial mathematics
polynomial-time algorithm for reconfiguring multiple-track models. *Varvarigou, Theodora A.*, + , *T-C Apr 93* 385-395
Combinatorial mathematics; cf. Multiprocessing...
Communication protocols; cf. Protocols; Protocols, access
Communication switching
comparisons of seven neural network models for solving traffic control problems in multistage interconnection networks. *Funabiki, Nobuo*, + , *T-C Apr 93* 497-501
Communication system fault tolerance
constructing multiphase communications protocols that can handle message loss and corruption during phase transitions. *Lin, Huai-An*, + , *T-C Jan 93* 15-26
Communication system interfaces; cf. Computer interfaces
Communication system reliability; cf. Communication system fault tolerance
Communication systems; cf. Broadcast channels; Computer networks; Optical communication
Compilers
effects of three types of code expanding optimizations on instruction cache design. *Chen, William Y.*, + , *T-C Sep 93* 1045-1057
vertical migration of software functions and algorithms into microcoded VLSI structures using enhanced microsequencing. *Papachristou, Christos A.*, + , *T-C Jan 93* 45-61
Computation theory
characterization of binary decision diagrams in terms of computational complexity. *Chakravarty, Sreejit, T-C Feb 93* 129-137
computational complexity issues in operative diagnosis of graph-based systems. *Rao, Nageswara S. V., T-C Apr 93* 447-457
Computation time
analyzing completion time of programs on processors subject to failure and repair using Laplace–Stieltjes transform equations. *Chimento, Philip F., Jr.*, + , *T-C Oct 93* 1184-1194
Computer arithmetic; cf. Arithmetic
Computer buses; cf. Data buses
Computer communication; cf. Communication...; Computer networks
Computer economics
mechanism for reducing branch delay to zero in pipelined processors. *Gonzalez, Antonio M.*, + , *T-C Mar 93* 363-371
Computer fault diagnosis
algorithm for determining single-fault set diagnosability under symmetric invalidation graph-theoretic model. *Stephens, Judy*, + , *T-C Aug 93* 981-983
asymmetric invalidation model with partial tests. *Raghavan, Vijay, T-C Jun 93* 764-768
diagnosibility analysis and fault diagnosis algorithm for systems with algorithm-based fault tolerance. *Vinnakota, Bapiraju*, + , *T-C Aug 93* 924-937
diagnosis and repair in multiprocessor systems in which faulty processors can be replaced or repaired. *Blough, Douglas M.*, + , *T-C Feb 93* 205-217
expected-value analysis of two single-fault diagnosis algorithms for systems with fault propagation properties modeled as directed graphs. *Rao, Nageswara S. V., T-C Mar 93* 272-280
optimal graph-construction approach to placing program signatures for signature monitoring with cyclic codes. *Wilken, Kent D., T-C Nov 93* 1372-1381
optimal probabilistic distributed self-diagnosis techniques for multiprocessor systems. *Lee, Sunggu*, + , *T-C Jul 93* 882-886
RANDGEN algorithm for generating data-check graphs for error detection and location in fault-tolerant multiprocessor systems. *Sitaraman, Ramesh K.*, + , *T-C Jul 93* 780-793
t-in-*L* diagnosability theory for multiprocessor fault diagnosis under local constraints. *Das, A.*, + , *T-C Aug 93* 984-988
Computer fault diagnosis; cf. Logic circuit fault diagnosis
Computer fault tolerance
algorithm for routing and broadcasting on faulty star graphs. *Bagherzadeh, Nader*, + , *T-C Nov 93* 1398-1403
analysis of ARIES reliability model for repairable fault-tolerant systems based on eigenvalues and eigenvectors of state transition rate matrix. *Balakrishnan, Meera*, + , *T-C Mar 93* 327-339
borrowing-based fault-tolerance scheme for wavefront array processors. *Stouraitis, Thanos, T-C Oct 93* 1257-1261
code design for fault-detecting multibit-error-correcting unit interfacing between coded and uncoded data lines. *Redinbo, G. Robert*, + , *T-C Apr 93* 433-446
combinatorial analysis of fault diameter of *n*-dimensional hypercube. *Latifi, Shahram, T-C Jan 93* 27-33
cube-connected-cycles architecture with high reliability and improved performance; VLSI layout. *Tzeng, Nian-Feng, T-C Feb 93* 246-253
deadlock-free fault-tolerant routing in injured hypercubes with wormhole routing capabilities. *Kim, Jong*, + , *T-C Sep 93* 1078-1088
diagnosibility analysis and fault diagnosis algorithm for systems with algorithm-based fault tolerance. *Vinnakota, Bapiraju*, + , *T-C Aug 93* 924-937
fault injection and dependability evaluation of fault-tolerant systems. *Arlat, Jean*, + , *T-C Aug 93* 913-923
fault-tolerant design strategies using modular redundant systems for high reliability and safety. *Vaidya, Nitin H.*, + , *T-C Oct 93* 1195-1206
fault-tolerant meshes and hypercubes with minimal numbers of spares. *Bruck, Jehoshua*, + , *T-C Sep 93* 1089-1104
fault-tolerant redundant structures based on dynamic graphs for reconfigurable, reliable wavefront and systolic arrays. *Sha, Edwin Hsing-Mean*, + , *T-C Jul 93* 854-862
fault-tolerant ring embedding in de Bruijn networks. *Rowley, Robert A.*, + , *T-C Dec 93* 1480-1486
improved bounds for combinational problem of constructing minimal test sets for error detection in multiprocessor systems. *Rosenkrantz, Daniel J.*, + , *T-C May 93* 630-635
polynomial-time algorithm for reconfiguring multiple-track models. *Varvarigou, Theodora A.*, + , *T-C Apr 93* 385-395
RANDGEN algorithm for generating data-check graphs for error detection and location in fault-tolerant multiprocessor systems. *Sitaraman, Ramesh K.*, + , *T-C Jul 93* 780-793
reconfiguring processor arrays using three-track–one-spare model. *Varvarigou, Theodora A.*, + , *T-C Nov 93* 1281-1293
reliability, reconfiguration, and spare allocation issues in binary-tree VLSI/WSI array architectures based on multilevel redundancy. *Chen, Yung-Yuan*, + , *T-C Jun 93* 713-723
rule-based approach to reconfiguration of 2-D processor arrays. *Kim, Jung H.*, + , *T-C Nov 93* 1403-1408
unified framework for performability evaluation of fault-tolerant computer systems using Markov modeling. *Pattipati, Krishna R.*, + , *T-C Mar 93* 312-326
yield analysis for reconfigurable array processors based on multiple-level redundancy. *Chen, Yung-Yuan*, + , *T-C Sep 93* 1136-1141
Computer fault tolerance; cf. Logic circuit fault tolerance; Memory fault tolerance
Computer graphics; cf. Visualization
Computer instructions
effects of three types of code expanding optimizations on instruction cache design. *Chen, William Y.*, + , *T-C Sep 93* 1045-1057
Computer interfaces
operation, configuration, and management of HIPPI interconnection system. *Chlamtác, Imrich*, + , *T-C Feb 93* 138-150
Computer interfaces; cf. Data buses
Computer language processors; cf. Compilers
Computer maintenance; cf. Computer fault diagnosis
Computer network performance; cf. Queuing analysis
Computer networks
gossiping in distributed point-to-point networks and multihop radio networks. *Bagchi, A.*, + , *T-C Feb 93* 253-256
multiple-way network partitioning with different cost functions. *Sanchis, Laura A., T-C Dec 93* 1500-1504
Computer networks; cf. Local area networks; Metropolitan area networks; Multiprocessing, interconnection; Packet radio
Computer operating systems; cf. Software, operating systems
Computer performance
analytical estimation of vector access performance in parallel memory architectures. *Harper, D. T., III*, + , *T-C May 93* 616-624
analyzing completion time of programs on processors subject to failure and repair using Laplace–Stieltjes transform equations. *Chimento, Philip F., Jr.*, + , *T-C Oct 93* 1184-1194
improving bandwidth of interleaved memories for vector processors using permutation-based interleaving method; simulation analysis. *Sohi, Gurindar Singh, T-C Jan 93* 34-44
interrupt and exception handling for out-of-order execution processors. *Törng, H. C.*, + , *T-C Jan 93* 122-127
unified framework for performability evaluation of fault-tolerant computer systems using Markov modeling. *Pattipati, Krishna R.*, + , *T-C Mar 93* 312-326
Computer performance; cf. Queuing analysis
Computer peripherals; cf. Disk drives; Microcomputer peripherals
Computer pipeline processing; cf. Pipeline processing
Computer reliability
elementary-event-based method for computing reliability of noncoherent systems. *Upadhyaya, Shambhu J.*, + , *T-C Apr 93* 484-493
fast simulation of highly dependable systems with general failure and repair processes using importance sampling. *Nicola, Victor F.*, + , *T-C Dec 93* 1440-1452

measurement-based analysis of error data collected from VAXcluster multicomputer using Markov reward models. *Tang, Dong, + , T-C Jan 93* 62-75
Computer reliability; cf. Computer fault tolerance
Computers; cf. Database machines; Distributed computing; Modular computer systems; Multiprocessing...; Parallel processing; Pipeline processing
Computer security; cf. Cryptography
Computer testing
fault injection and dependability evaluation of fault-tolerant systems. *Arlat, Jean, + , T-C Aug 93* 913-923
testing of fault-tolerant redundant digital systems through partial control of inputs. *Pomeranz, Irith, + , T-C Oct 93* 1267-1271
Computer testing; cf. Computer fault diagnosis; Computer reliability
Computer vision; cf. Object recognition
Consecutive system reliability
elementary-event-based method for computing reliability of noncoherent systems. *Upadhyaya, Shambhu J., + , T-C Apr 93* 484-493
Content-addressable memories; cf. Associative memories
Costs; cf. Computer economics
Counting circuits
multivalued counters constructed with resonant-tunneling diodes. *Kuo, Tai-Haur, + , T-C Jan 93* 106-109
Cryptography
architectures for exponentiation over GF(2^n) adopted for smartcard application. *Arazi, Benjamin, T-C Apr 93* 494-497
efficient hardware implementation of Montgomery's modular multiplication algorithm for use in RSA cryptosystems. *Eldridge, Stephen E., + , T-C Jun 93* 693-699
systolic modular multiplication for RSA cryptosystems. *Walter, Colin D., T-C Mar 93* 376-378
Cyclic coding
optimal graph-construction approach to placing program signatures for signature monitoring with cyclic codes. *Wilken, Kent D., T-C Nov 93* 1372-1381
systematic (16,8) quasi-cyclic code for correcting double errors and detecting triple-adjacent errors. *Gulliver, T. Aaron, + , T-C Jan 93* 109-112

D

Database machines
dynamic load balancing in very large shared-nothing hypercube database computers. *Hua, Kien A., + , T-C Dec 93* 1425-1439
Database management systems; cf. Distributed database management systems
Database systems, relational; cf. Distributed database systems, relational
Data buses
alternative strategies for improving fairness and analytical model of DQDB network. *Mukherjee, Biswanath, + , T-C Feb 93* 151-167
code design for fault-detecting multibit-error-correcting unit interfacing between coded and uncoded data lines. *Redinbo, G. Robert, + , T-C Apr 93* 433-446
Data communication; cf. Broadcast channels; Communication system...; Computer networks; Data buses; Local area networks; Multiprocessing, interconnection
Data compression
accumulator-based compaction of BIST responses. *Rajski, Janusz, + , T-C Jun 93* 643-650
Data management; cf. Distributed database management systems; Memory management
Data security; cf. Cryptography
Data structures
data structure for circular string analysis and visualization. *Mehta, Dinesh P., + , T-C Aug 93* 992-997
Decision-making; cf. Pattern classification
Decoding; cf. Majority-logic decoding
Delay effects
1-b delay in ring networks. *Cohen, Reuven, T-C Jun 93* 735-737†
mechanism for reducing branch delay to zero in pipelined processors. *Gonzalez, Antonio M., + , T-C Mar 93* 363-371
response to 'One-bit delay in ring networks' by R. Cohen. *Kamal, Ahmed E., + , T-C Jun 93* 737-738 (Original paper, Jun 93 735-737)
Design for testability
structured methodology for configuring multiple scan chains to minimize test application time. *Narayanan, Sridhar, + , T-C Sep 93* 1121-1131
Design for testability; cf. Self-testing
DFT; cf. Discrete Fourier transforms
Diagnosis; cf. Fault diagnosis
Digital arithmetic; cf. Arithmetic
Digital filters; cf. IIR digital filters
Digital image processing; cf. Image processing
Discrete Fourier transforms
constant-geometry FFTs on array processors. *Miel, George, T-C Mar 93* 371-375
Discrete transforms; cf. Discrete Fourier transforms
Disk drives
parity placement performance in redundant arrays of inexpensive disks. *Lee, Edward K., + , T-C Jun 93* 651-664
Distributed computing
k-coterie for solving distributed *k*-mutual-exclusion problem. *Kakugawa, Hirotsugu, + , T-C May 93* 553-558
protected object references in heterogeneous distributed systems. *Geihs, Kurt, + , T-C Jul 93* 809-816
scattering and gathering messages in networks of processors. *Bhatt, Sandeep N., + , T-C Aug 93* 938-949
Distributed computing; cf. Computer networks; Multiprocessing...
Distributed database management systems
dynamic load balancing in very large shared-nothing hypercube database computers. *Hua, Kien A., + , T-C Dec 93* 1425-1439
Distributed database systems, relational
dynamic load balancing in very large shared-nothing hypercube database computers. *Hua, Kien A., + , T-C Dec 93* 1425-1439
Distribution functions; cf. Probability
Division
Berger check prediction for array multipliers and array dividers. *Lo, Jien-Chung, + , T-C Jul 93* 892-896
parallel high-radix nonrestoring division. *Schwarz, Eric M., + , T-C Oct 93* 1234-1246
reducing iteration time when result digit is zero for radix-2 SRT division and square root with redundant remainders. *Montuschi, Paolo, + , T-C Feb 93* 239-246
SRT-type division method based on recursion equations. *Mandelbaum, David M., T-C Jan 93* 102-106
systolic architecture for computing inverses and divisions in finite fields GF(2^m). *Wang, Chin-Liang, + , T-C Sep 93* 1141-1146
VLSI implementation of algorithm for computing multiplicative inverses in GF(2^m). *Brunner, Hannes, + , T-C Aug 93* 1010-1015
Dynamic programming
dynamic programming algorithm for cache or local RAM memory partitioning for real-time systems. *Sasinowski, John E., + , T-C Aug 93* 997-1001

E

Economics; cf. Computer economics
Eigenvalues/eigenfunctions
analysis of ARIES reliability model for repairable fault-tolerant systems based on eigenvalues and eigenvectors of state transition rate matrix. *Balakrishnan, Meera, + , T-C Mar 93* 327-339
efficient Jacobi-like algorithm for parallel eigenvalue computation implemented with CORDIC processor. *Götze, Jürgen, + , T-C Sep 93* 1058-1065
Eigenvectors; cf. Eigenvalues/eigenfunctions
Electrooptic switches
time-division optical-waveguide interconnection of multiprocessor arrays with synchronous optical switches. *Qiao, Chunming, + , T-C May 93* 577-590
Error analysis
finite-precision error analysis of multilayer perceptron hardware implementations. *Holt, Jordan L., + , T-C Mar 93* 281-290
gain matrix for analyzing error propagation in linear digital state variable systems. *Chatterjee, Abhijit, + , T-C Jul 93* 794-808
measurement-based analysis of error data collected from VAXcluster multicomputer using Markov reward models. *Tang, Dong, + , T-C Jan 93* 62-75
numerical accuracy and hardware tradeoffs for CORDIC fixed-point arithmetic for special-purpose processors. *Kota, Kishore, + , T-C Jul 93* 769-779
RANDGEN algorithm for generating data-check graphs for error detection and location in fault-tolerant multiprocessor systems. *Sitaraman, Ramesh K., + , T-C Jul 93* 780-793

+ Check author entry for coauthors

† Check author entry for subsequent corrections/comments

Error-correction coding; cf. Coding/decoding; Cyclic coding; Product coding; Residue coding
Error-detection coding; cf. Coding/decoding; Cyclic coding; Read–Solomon coding
Estimation; cf. Error analysis; Parameter estimation
Exponentiation; cf. Arithmetic

F

Fabrication; cf. Integrated circuit fabrication
Failure analysis; cf. Fault diagnosis
Fast Fourier transforms; cf. Discrete Fourier transforms
Fault diagnosis
computational complexity issues in operative diagnosis of graph-based systems. *Rao, Nageswara S. V., T-C Apr 93* 447-457
Fault diagnosis; cf. Computer fault diagnosis; Logic circuit fault diagnosis; Software fault diagnosis
Fault tolerance; cf. Communication system fault tolerance; Computer fault tolerance; Logic circuit fault tolerance; Memory fault tolerance; Network fault tolerance; Redundant systems; Software fault tolerance
FET integrated circuits; cf. CMOS integrated circuits
FFT (fast Fourier transform); cf. Discrete Fourier transforms
Fields (algebraic)
geometrical learning algorithm for multilayer neural networks in binary field. *Park, Sung-Kwon, + , T-C Aug 93* 988-992
Fields (algebraic); cf. Galois fields
Finite automata
determining aliasing probability associated with different compaction schemes for multiple-input signature analysis in BIST. *Kameda, Tiko, + , T-C Feb 93* 228-234
Finite wordlength effects
analysis of approximation and truncation errors in fixed-point CORDIC implementation. *Kota, Kishore, + , T-C Jul 93* 769-779
Firmware; cf. Microprogramming
Fixed-point arithmetic
interlock collapsing ALUs that execute fixed-point interlocks in single cycle. *Vassiliadis, Stamatis, + , T-C Jul 93* 825-839
numerical accuracy and hardware tradeoffs for CORDIC fixed-point arithmetic for special-purpose processors. *Kota, Kishore, + , T-C Jul 93* 769-779
Fourier transforms; cf. Discrete Fourier transforms
Fractals
analytic modeling of live and dead lines in multitasking cache memory systems assuming fractal program behavior. *Mendelson, Abraham, + , T-C Jan 93* 1-14
Frequency-division multiplexing; cf. Wavelength-division multiplexing

G

Galois fields
architectures for exponentiation over GF(2^n) adopted for smartcard application. *Arazi, Benjamin, T-C Apr 93* 494-497
modified Massey–Omura parallel multiplier for class of finite fields GF(2^m). *Hasan, M. A., + , T-C Oct 93* 1278-1280
systolic architecture for computing inverses and divisions in finite fields GF(2^m). *Wang, Chin-Liang, + , T-C Sep 93* 1141-1146
VLSI implementation of algorithm for computing multiplicative inverses in GF(2^m). *Brunner, Hannes, + , T-C Aug 93* 1010-1015
Gaussian processes
using radial-basis-function networks for approximation, dimension reduction, and nonconvex optimization. *Saha, Avijit, + , T-C Oct 93* 1222-1233
Geometry
geometrical learning algorithm for multilayer neural networks in binary field. *Park, Sung-Kwon, + , T-C Aug 93* 988-992
Graph theory
algorithm for determining single-fault set diagnosability under symmetric invalidation graph-theoretic model. *Stephens, Judy, + , T-C Aug 93* 981-983
assessing reliability of multistage interconnection networks using channel graphs. *Colbourn, Charles J., + , T-C Oct 93* 1207-1221
characterization of binary decision diagrams in terms of computational complexity. *Chakravarty, Sreejit, T-C Feb 93* 129-137
computational complexity issues in operative diagnosis of graph-based systems. *Rao, Nageswara S. V., T-C Apr 93* 447-457
data structure for circular string analysis and visualization. *Mehta, Dinesh P., + , T-C Aug 93* 992-997
diagnosibility analysis and fault diagnosis algorithm for systems with algorithm-based fault tolerance. *Vinnakota, Bapiraju, + , T-C Aug 93* 924-937
expected-value analysis of two single-fault diagnosis algorithms for systems with fault propagation properties modeled as directed graphs. *Rao, Nageswara S. V., T-C Mar 93* 272-280
fault-tolerant redundant structures based on dynamic graphs for reconfigurable, reliable wavefront and systolic arrays. *Sha, Edwin Hsing-Mean, + , T-C Jul 93* 854-862
fault-tolerant ring embedding in de Bruijn networks. *Rowley, Robert A., + , T-C Dec 93* 1480-1486
isomorphism of conflict graphs in multistage interconnection networks and its application to optimal routing. *Das, Nabanita, + , T-C Jun 93* 665-677
line digraph iterations and connectivity analysis of de Bruijn and Kautz graphs. *Du, Ding-Zhu, + , T-C May 93* 612-616
optimal graph-construction approach to placing program signatures for signature monitoring with cyclic codes. *Wilken, Kent D., T-C Nov 93* 1372-1381
orthogonal graph symmetry and shortest path length analysis. *Madabhushi, S. V. R., + , T-C May 93* 624-630
parallel computations on reconfigurable meshes; graph and image algorithms. *Miller, Russ, + , T-C Jun 93* 678-692
RANDGEN algorithm for generating data-check graphs for error detection and location in fault-tolerant multiprocessor systems. *Sitaraman, Ramesh K., + , T-C Jul 93* 780-793
t-in-*L* diagnosability theory for multiprocessor fault diagnosis under local constraints. *Das, A., + , T-C Aug 93* 984-988
Graph theory; cf. Multiprocessing, interconnection; Trees, graphs

H

Hamming coding
online algorithm for computing signed digit representations of minimal Hamming weight. *Arno, Steven, + , T-C Aug 93* 1007-1010
Hierarchical systems
dynamic programming algorithm for cache or local RAM memory partitioning for real-time systems. *Sasinowski, John E., + , T-C Aug 93* 997-1001
hierarchical scalable photonic architectures for high-performance processor interconnection. *Dowd, Patrick W., + , T-C Sep 93* 1105-1120
yield analysis for reconfigurable array processors based on multiple-level redundancy. *Chen, Yung-Yuan, + , T-C Sep 93* 1136-1141
High-speed integrated circuits
accelerated two-level carry-skip adder implemented in 2-μm CMOS technology. *Kantabutra, Vitit, T-C Nov 93* 1389-1393
systolic redundant residue-arithmetic error-correction circuit suitable for high-speed VLSI implementation. *Di Claudio, Elio D., + , T-C Apr 93* 427-432
High-speed integrated circuits; cf. Logic circuit fault tolerance

I

IIR digital filters
systematic design of pipelined recursive filters based on multiplication algorithm. *Lapointe, Marcel, + , T-C Apr 93* 413-426
Image processing
neural network implementation of moment-preserving technique used in image processing; application to thresholding. *Cheng, Shyi-Chyi, + , T-C Apr 93* 501-507
parallel computations on reconfigurable meshes; graph and image algorithms. *Miller, Russ, + , T-C Jun 93* 678-692
Infinite-duration impulse-response digital filters; cf. IIR digital filters
Integrated circuit design
design of pseudoexhaustive testable PLA with low overhead. *Shen, Wen-Zen, + , T-C Jul 93* 887-891
minimization of AND-EXOR expressions using rewrite rules. *Brand, Daniel, + , T-C May 93* 568-576
Integrated circuit design; cf. Design for testability; Layout, integrated circuits; Yield optimization
Integrated circuit fabrication
formulation of basic wafer-packing problem and multiproject chip wafer-packing problem. *Du, David H. C., + , T-C Nov 93* 1382-1388
Integrated circuit interconnections; cf. Layout, integrated circuits
Integrated circuits; cf. CMOS integrated circuits; High-speed integrated circuits; Microprocessors
Integrated circuit testing; cf. Logic circuit testing
Integrated circuit thermal factors
resistance, voltage, temperature, and pattern dependence of CMOS logic circuit operation in presence of gate oxide shorts. *Hao, Hong, + , T-C Dec 93* 1510-1516

Interconnected systems; cf. Hierarchical systems; Multilevel systems
Interconnection networks; cf. Multiprocessing, interconnection
Interleaved memories
analytic modeling of live and dead lines in multitasking cache memory systems assuming fractal program behavior. *Mendelson, Abraham, + , T-C Jan 93* 1-14
improving bandwidth of interleaved memories for vector processors using permutation-based interleaving method; simulation analysis. *Sohi, Gurindar Singh, T-C Jan 93* 34-44
reducing interference among vector accesses in interleaved memories. *Raghavan, Ram, + , T-C Apr 93* 471-483
Inverse problems
systolic architecture for computing inverses and divisions in finite fields GF(2^m). *Wang, Chin-Liang, + , T-C Sep 93* 1141-1146
VLSI implementation of algorithm for computing multiplicative inverses in GF(2^m). *Brunner, Hannes, + , T-C Aug 93* 1010-1015
Inverse problems, linear; cf. Matrix inversion

J

Jitter; cf. Timing jitter

L

LAN; cf. Local area networks
Languages; cf. Natural language systems
Laplace transforms
analyzing completion time of programs on processors subject to failure and repair using Laplace–Stieltjes transform equations. *Chimento, Philip F., Jr., + , T-C Oct 93* 1184-1194
Large-scale circuits
race-free state assignments for synthesizing large-scale asynchronous sequential logic circuits. *Fisher, P. David, + , T-C Sep 93* 1025-1034
Large-scale integration; cf. Very-large-scale integration
Layout
orthogonal graph symmetry and shortest path length analysis. *Madabhushi, S. V. R., + , T-C May 93* 624-630
Layout, integrated circuits
cube-connected-cycles architecture with high reliability and improved performance; VLSI layout. *Tzeng, Nian-Feng, T-C Feb 93* 246-253
formulation of basic wafer-packing problem and multiproject chip wafer-packing problem. *Du, David H. C., + , T-C Nov 93* 1382-1388
NP-hard circuit module rotation problems. *Ahn, Keumog, + , T-C Dec 93* 1506-1510
optimal joining of compacted cells using combination of stretching and river routing methods. *Lim, Andrew, + , T-C May 93* 597-607
Learning systems; cf. Neural networks
Linear algebra
performance analysis of single-bus multiprocessor system with general service times. *van de Liefvoort, Appie, + , T-C Mar 93* 358-362
Linear algebra; cf. Matrices
Linear programming
Boolean neural network approach to traveling salesman problem. *Bhide, Shirish, + , T-C Oct 93* 1271-1278
Linear systems (algebraic); cf. Linear algebra
Local area networks
analysis of medium-access protocol for multiclass priority-based slotted-ring LAN. *Mukherjee, Sarit, + , T-C Aug 93* 1015-1020
Logic arrays
Berger check prediction for array multipliers and array dividers. *Lo, Jien-Chung, + , T-C Jul 93* 892-896
Logic arrays; cf. Cellular logic arrays; Programmable logic arrays
Logic circuit design; cf. Integrated circuit design
Logic circuit fault diagnosis
design of self-diagnostic boards by multiple signature analysis. *Karpovsky, Mark G., + , T-C Sep 93* 1035-1044
equivalence of fanout-point faults. *Lioy, Antonio, T-C Mar 93* 268-271
fault detection in cascode-voltage-switch parity trees with application to strongly self-checking parity and two-rail checkers. *Jha, Niraj K., T-C Feb 93* 179-189
resistance, voltage, temperature, and pattern dependence of CMOS logic circuit operation in presence of gate oxide shorts. *Hao, Hong, + , T-C Dec 93* 1510-1516
Logic circuit fault diagnosis; cf. Logic circuit testing; Sequential logic circuit fault diagnosis
Logic circuit fault tolerance
gain matrix for analyzing error propagation in linear digital state variable systems. *Chatterjee, Abhijit, + , T-C Jul 93* 794-808
systolic redundant residue-arithmetic error-correction circuit suitable for high-speed VLSI implementation. *Di Claudio, Elio D., + , T-C Apr 93* 427-432
unified negative-binomial distribution for yield analysis of defect-tolerant VLSI circuits using block size as parameter. *Koren, Israel, + , T-C Jun 93* 724-734
Logic circuits; cf. Addition; Arithmetic; Asynchronous logic circuits; Counting circuits; Logic arrays; Logic modules; Multivalued logic circuits
Logic circuit testing
designing checking circuitry for concurrent testable circuit using Hopfield neural network and spectral techniques based on Reed–Muller transform. *Ortega, Julio, + , T-C Aug 93* 898-912
minimal test set for multioutput threshold circuits implemented as sorting networks. *Piestrak, Stanislaw J., T-C Jun 93* 700-712
test-pattern generation for detecting single stuck-at faults based on Reed–Muller coefficients. *Ortega, Julio, + , T-C Aug 93* 968-980
vector-space-theoretic analysis of additive cellular automata; application to pseudoexhaustive test pattern generation. *Das, Aloke K., + , T-C Mar 93* 340-352
Logic circuit testing; cf. Design for testability; Logic circuit fault diagnosis; Self-testing; Sequential logic circuit testing
Logic design; cf. Logic partitioning
Logic functions; cf. Boolean functions; Multivalued logic circuits; Multivalued logic
Logic modules
interlock collapsing ALUs that execute fixed-point interlocks in single cycle. *Vassiliadis, Stamatis, + , T-C Jul 93* 825-839
Logic partitioning
multiple-way network partitioning with different cost functions. *Sanchis, Laura A., T-C Dec 93* 1500-1504

M

Machine vision; cf. Object recognition
Maintenance; cf. Computer fault tolerance
Majority-logic decoding
systematic (16,8) quasi-cyclic code for correcting double errors and detecting triple-adjacent errors. *Gulliver, T. Aaron, + , T-C Jan 93* 109-112
Markov processes
analysis of ARIES reliability model for repairable fault-tolerant systems based on eigenvalues and eigenvectors of state transition rate matrix. *Balakrishnan, Meera, + , T-C Mar 93* 327-339
analyzing completion time of programs on processors subject to failure and repair using Laplace–Stieltjes transform equations. *Chimento, Philip F., Jr., + , T-C Oct 93* 1184-1194
measurement-based analysis of error data collected from VAXcluster multicomputer using Markov reward models. *Tang, Dong, + , T-C Jan 93* 62-75
performance evaluation of threshold policy for scheduling readers and writers using Markovian and vacationing server models. *Thomasian, Alexander, + , T-C Jan 93* 83-98
unified framework for performability evaluation of fault-tolerant computer systems using Markov modeling. *Pattipati, Krishna R., + , T-C Mar 93* 312-326
Mathematical programming; cf. Dynamic programming; Linear programming
Matrices
diagnosibility analysis and fault diagnosis algorithm for systems with algorithm-based fault tolerance. *Vinnakota, Bapiraju, + , T-C Aug 93* 924-937
gain matrix for analyzing error propagation in linear digital state variable systems. *Chatterjee, Abhijit, + , T-C Jul 93* 794-808
vector-space-theoretic analysis of additive cellular automata; application to pseudoexhaustive test pattern generation. *Das, Aloke K., + , T-C Mar 93* 340-352
Matrices; cf. Array processing; Boolean functions; Eigenvalues/eigenfunctions
Matrix inversion
overlaying technique for solving linear equations in real-time computing. *Berkovich, Simon Y., T-C May 93* 513-517
Matrix multiplication
overlaying technique for solving linear equations in real-time computing. *Berkovich, Simon Y., T-C May 93* 513-517

Memories; cf. Associative memories; Buffer memories; Cache memories; Interleaved memories; Random-access memories
Memory access; cf. Memory management
Memory allocation; cf. Memory management
Memory fault tolerance
class of (12, 8) codes for correcting single errors and detecting double errors within nibble. *Johansson, Rolf, T-C Dec 93* 1504-1506
clustered-failure model for memory array reconfiguration. *Blough, Douglas M., + , T-C May 93* 518-528
design of fault-tolerant 3-D dynamic RAM with on-chip error-correcting circuit using augmented product code. *Mazumder, Pinaki, T-C Dec 93* 1453-1468
effects on cache miss ratio of tolerating noncritical faults in on-chip microprocessor cache. *Pour, Andreas Farid, + , T-C Mar 93* 257-267
improved yield models for fault-tolerant memory chips. *Stapper, Charles H., T-C Jul 93* 872-881
Memory management
analytical estimation of vector access performance in parallel memory architectures. *Harper, D. T., III, + , T-C May 93* 616-624
design and analysis of cache-coherent multistage interconnection networks. *Nanda, Ashwini K., + , T-C Apr 93* 458-470
designing high-performance processors using real address prediction to simplify cache access paths. *Hua, Kien A., + , T-C Sep 93* 1146-1151
dynamic programming algorithm for cache or local RAM memory partitioning for real-time systems. *Sasinowski, John E., + , T-C Aug 93* 997-1001
improving bandwidth of interleaved memories for vector processors using permutation-based interleaving method; simulation analysis. *Sohi, Gurindar Singh, T-C Jan 93* 34-44
iteration partition approach for cache or local memory thrashing on parallel processors. *Fang, Jesse Zhixi, + , T-C May 93* 529-546
memory management model for fixed-size buffers based on describing reference behavior in terms of locality-set sequences. *Choi, Andrew, + , T-C Feb 93* 190-204
properties of miss ratio for two-level storage model with LRU or FIFO replacement strategy and independent references. *van den Berg, J., + , T-C Apr 93* 508-512
reducing interference among vector accesses in interleaved memories. *Raghavan, Ram, + , T-C Apr 93* 471-483
Memory scheduling; cf. Memory management
Memory sharing; cf. Memory management
Memory testing
correction to 'Synthetic traces for trace-driven simulation of cache memories'. *Thiébaut, Dominique, + , T-C May 93* 635-636
Memory transfers; cf. Memory management
Metropolitan area networks
alternative strategies for improving fairness and analytical model of DQDB network. *Mukherjee, Biswanath, + , T-C Feb 93* 151-167
Microcomputer peripherals
architectures for exponentiation over GF(2^n) adopted for smartcard application. *Arazi, Benjamin, T-C Apr 93* 494-497
Microprocessors
effects on cache miss ratio of tolerating noncritical faults in on-chip microprocessor cache. *Pour, Andreas Farid, + , T-C Mar 93* 257-267
numerical accuracy and hardware tradeoffs for CORDIC fixed-point arithmetic for special-purpose processors. *Kota, Kishore, + , T-C Jul 93* 769-779
Microprogramming
vertical migration of software functions and algorithms into microcoded VLSI structures using enhanced microsequencing. *Papachristou, Christos A., + , T-C Jan 93* 45-61
Minimization methods; cf. Optimization methods
Modeling
analytic modeling of live and dead lines in multitasking cache memory systems assuming fractal program behavior. *Mendelson, Abraham, + , T-C Jan 93* 1-14
Modeling; cf. *Specific topic*
Modular computer systems
fault-tolerant design strategies using modular redundant systems for high reliability and safety. *Vaidya, Nitin H., + , T-C Oct 93* 1195-1206
Monte Carlo methods
fast simulation of highly dependable systems with general failure and repair processes using importance sampling. *Nicola, Victor F., + , T-C Dec 93* 1440-1452
MOS integrated circuits; cf. CMOS integrated circuits
Multiaccess communication; cf. Protocols, access
Multilevel systems
finite-precision error analysis of multilayer perceptron hardware implementations. *Holt, Jordan L., + , T-C Mar 93* 281-290
geometrical learning algorithm for multilayer neural networks in binary field. *Park, Sung-Kwon, + , T-C Aug 93* 988-992
growing and pruning algorithms for neural-tree-network pattern classification using multilayer perceptrons. *Sankar, Ananth, + , T-C Mar 93* 291-299
reliability, reconfiguration, and spare allocation issues in binary-tree VLSI/WSI array architectures based on multilevel redundancy. *Chen, Yung-Yuan, + , T-C Jun 93* 713-723
Multilevel systems; cf. Hierarchical systems
Multiplexing; cf. Time-division multiplexing; Wavelength-division multiplexing
Multiplication
Berger check prediction for array multipliers and array dividers. *Lo, Jien-Chung, + , T-C Jul 93* 892-896
correction to 'Hard-wired multipliers with encoded partial products' (Nov 91 1181-1197). *Vassiliadis, Stamatis, + , T-C Jan 93* 127
efficient hardware implementation of Montgomery's modular multiplication algorithm for use in RSA cryptosystems. *Eldridge, Stephen E., + , T-C Jun 93* 693-699
modified Massey–Omura parallel multiplier for class of finite fields GF(2^m). *Hasan, M. A., + , T-C Oct 93* 1278-1280
systematic design of pipelined recursive filters based on multiplication algorithm. *Lapointe, Marcel, + , T-C Apr 93* 413-426
systolic modular multiplication for RSA cryptosystems. *Walter, Colin D., T-C Mar 93* 376-378
Multiplication; cf. Matrix multiplication
Multiprocessing
diagnosibility analysis and fault diagnosis algorithm for systems with algorithm-based fault tolerance. *Vinnakota, Bapiraju, + , T-C Aug 93* 924-937
diagnosis and repair in multiprocessor systems in which faulty processors can be replaced or repaired. *Blough, Douglas M., + , T-C Feb 93* 205-217
efficient Jacobi-like algorithm for parallel eigenvalue computation implemented with CORDIC processor. *Götze, Jürgen, + , T-C Sep 93* 1058-1065
improved bounds for combinational problem of constructing minimal test sets for error detection in multiprocessor systems. *Rosenkrantz, Daniel J., + , T-C May 93* 630-635
interrupt and exception handling for out-of-order execution processors. *Torng, H. C., + , T-C Jan 93* 122-127
iteration partition approach for cache or local memory thrashing on parallel processors. *Fang, Jesse Zhixi, + , T-C May 93* 529-546
measurement-based analysis of error data collected from VAXcluster multicomputer using Markov reward models. *Tang, Dong, + , T-C Jan 93* 62-75
Nest, nested-predicate scheme using formalized model for fault-tolerant algorithms and general method for algorithm design. *Laranjeira, Luiz A., + , T-C Nov 93* 1303-1324
optimal probabilistic distributed self-diagnosis techniques for multiprocessor systems. *Lee, Sunggu, + , T-C Jul 93* 882-886
overlaying technique for solving linear equations in real-time computing. *Berkovich, Simon Y., T-C May 93* 513-517
parallel computational model for integrated speech and natural language understanding. *Chung, Sang-Hwa, + , T-C Oct 93* 1171-1183
performance analysis of single-bus multiprocessor system with general service times. *van de Liefvoort, Appie, + , T-C Mar 93* 358-362
RANDGEN algorithm for generating data-check graphs for error detection and location in fault-tolerant multiprocessor systems. *Sitaraman, Ramesh K., + , T-C Jul 93* 780-793
stochastic well-formed colored nets for symmetric modeling. *Chiola, Giovanni, + , T-C Nov 93* 1343-1360
t-in-*L* diagnosability theory for multiprocessor fault diagnosis under local constraints. *Das, A., + , T-C Aug 93* 984-988
Multiprocessing; cf. Array processing; Distributed computing; Neural networks; Pipeline processing; Vector processing
Multiprocessing, interconnection
algorithm for routing and broadcasting on faulty star graphs. *Bagherzadeh, Nader, + , T-C Nov 93* 1398-1403
assessing reliability of multistage interconnection networks using channel graphs. *Colbourn, Charles J., + , T-C Oct 93* 1207-1221
bounds on performance of message routing heuristics that partition messsage patterns into rounds. *Bernhard, P. J., T-C Oct 93* 1253-1256
broadcasting algorithm based on edge-disjoint spanning trees for incomplete hypercubes. *Tien, Jenn-Yang, + , T-C Nov 93* 1393-1398
combinatorial analysis of fault diameter of *n*-dimensional hypercube. *Latifi, Shahram, T-C Jan 93* 27-33
comparisons of seven neural network models for solving traffic control problems in multistage interconnection networks. *Funabiki, Nobuo, + , T-C Apr 93* 497-501
cost of broadcasting on star graphs and *k*-ary hypercubes. *Graham, Sidney W., + , T-C Jun 93* 756-759
creating disjoint paths in Gamma interconnection networks. *Tzeng, Nian-Feng, + , T-C Oct 93* 1247-1252

cube-connected-cycles architecture with high reliability and improved performance; VLSI layout. *Tzeng, Nian-Feng, T-C Feb 93* 246-253
deadlock-free fault-tolerant routing in injured hypercubes with wormhole routing capabilities. *Kim, Jong, + , T-C Sep 93* 1078-1088
design and analysis of cache-coherent multistage interconnection networks. *Nanda, Ashwini K., + , T-C Apr 93* 458-470
dynamic load balancing in very large shared-nothing hypercube database computers. *Hua, Kien A., + , T-C Dec 93* 1425-1439
embedding of Hamiltonian cycles in arrangement graphs for interconnection network topology. *Day, Khaled, + , T-C Aug 93* 1002-1006
fast self-routing permutation switching on asymptotically minimum cost network. *Jan, Ching Yuh, + , T-C Dec 93* 1469-1479
fault-tolerant meshes and hypercubes with minimal numbers of spares. *Bruck, Jehoshua, + , T-C Sep 93* 1089-1104
fault-tolerant ring embedding in de Bruijn networks. *Rowley, Robert A., + , T-C Dec 93* 1480-1486
hierarchical scalable photonic architectures for high-performance processor interconnection. *Dowd, Patrick W., + , T-C Sep 93* 1105-1120
isomorphism of conflict graphs in multistage interconnection networks and its application to optimal routing. *Das, Nabanita, + , T-C Jun 93* 665-677
manipulating general vectors on synchronous binary *n*-cube. *Lin, Woei, T-C Jul 93* 863-871
operation, configuration, and management of HIPPI interconnection system. *Chlamtac, Imrich, + , T-C Feb 93* 138-150
optimizing diameter and average distance of directed interconnected networks. *Braun, H., + , T-C Mar 93* 353-358
orthogonal graph symmetry and shortest path length analysis. *Madabhushi, S. V. R., + , T-C May 93* 624-630
parallel computations on reconfigurable meshes; graph and image algorithms. *Miller, Russ, + , T-C Jun 93* 678-692
parametric module allocation on partial *k*-trees. *Fernández-Baca, D., + , T-C Jun 93* 738-742
rearrangeable three-stage interconnection networks and their routing properties. *Douglass, Barry G., T-C May 93* 559-567
scattering and gathering messages in networks of processors. *Bhatt, Sandeep N., + , T-C Aug 93* 938-949
systematic approach for mapping application tasks in hypercubes. *Kavianpour, A., + , T-C Jun 93* 742-746
time-division optical-waveguide interconnection of multiprocessor arrays with synchronous optical switches. *Qiao, Chunming, + , T-C May 93* 577-590

Multitasking
analytic modeling of live and dead lines in multitasking cache memory systems assuming fractal program behavior. *Mendelson, Abraham, + , T-C Jan 93* 1-14

Multiuser channels; cf. Broadcast channels

Multivalued logic
fundamental properties of multiple-valued Kleenean functions and determination of their logic formulas. *Hata, Yukata, + , T-C Aug 93* 950-961
nonbinary neural network design. *Porter, William A., + , T-C Sep 93* 1132-1135

Multivalued logic circuits
multivalued counters constructed with resonant-tunneling diodes. *Kuo, Tai-Haur, + , T-C Jan 93* 106-109
two-level minimization of multivalued functions with large offsets. *Malik, Abdul A., + , T-C Nov 93* 1325-1342

N

Natural language systems
parallel computational model for integrated speech and natural language understanding. *Chung, Sang-Hwa, + , T-C Oct 93* 1171-1183

Network fault tolerance
creating disjoint paths in Gamma interconnection networks. *Tzeng, Nian-Feng, + , T-C Oct 93* 1247-1252
fault-tolerant ring embedding in de Bruijn networks. *Rowley, Robert A., + , T-C Dec 93* 1480-1486

Network reliability
assessing reliability of multistage interconnection networks using channel graphs. *Colbourn, Charles J., + , T-C Oct 93* 1207-1221

Network reliability; cf. Network fault tolerance

Networks; cf. Computer networks; Multiprocessing, interconnection; Neural networks; Petri nets

Neural networks
Boolean neural network approach to traveling salesman problem. *Bhide, Shirish, + , T-C Oct 93* 1271-1278
comparisons of seven neural network models for solving traffic control problems in multistage interconnection networks. *Funabiki, Nobuo, + , T-C Apr 93* 497-501
designing checking circuitry for concurrent testable circuit using Hopfield neural network and spectral techniques based on Reed–Muller transform. *Ortega, Julio, + , T-C Aug 93* 898-912
distortion-invariant object recognition in dynamic link architecture. *Lades, Martin, + , T-C Mar 93* 300-311
finite-precision error analysis of multilayer perceptron hardware implementations. *Holt, Jordan L., + , T-C Mar 93* 281-290
geometrical learning algorithm for multilayer neural networks in binary field. *Park, Sung-Kwon, + , T-C Aug 93* 988-992
growing and pruning algorithms for neural-tree-network pattern classification using multilayer perceptrons. *Sankar, Ananth, + , T-C Mar 93* 291-299
hybrid neural network model for solving optimization problems. *Sun, K. T., + , T-C Feb 93* 218-227
neural network implementation of moment-preserving technique used in image processing; application to thresholding. *Cheng, Shyi-Chyi, + , T-C Apr 93* 501-507
nonbinary neural network design. *Porter, William A., + , T-C Sep 93* 1132-1135
using radial-basis-function networks for approximation, dimension reduction, and nonconvex optimization. *Saha, Avijit, + , T-C Oct 93* 1222-1233

Neural networks; cf. Associative memories

Noise; cf. Circuit noise

Numerical methods
analyzing completion time of programs on processors subject to failure and repair using Laplace–Stieltjes transform equations. *Chimento, Philip F., Jr., + , T-C Oct 93* 1184-1194

Numerical methods; cf. Approximation methods; Arithmetic; Eigenvalues/eigenfunctions; Matrices; Monte Carlo methods; Optimization methods

O

Object-oriented programming
protected object references in heterogeneous distributed systems. *Geihs, Kurt, + , T-C Jul 93* 809-816

Object recognition
distortion-invariant object recognition in dynamic link architecture. *Lades, Martin, + , T-C Mar 93* 300-311

Operating systems; cf. Software, operating systems

Optical communication
time-division optical-waveguide interconnection of multiprocessor arrays with synchronous optical switches. *Qiao, Chunming, + , T-C May 93* 577-590

Optical fiber communication; cf. Wavelength-division multiplexing

Optical switches; cf. Electrooptic switches

Optimization methods
effects of three types of code expanding optimizations on instruction cache design. *Chen, William Y., + , T-C Sep 93* 1045-1057
hybrid neural network model for solving optimization problems. *Sun, K. T., + , T-C Feb 93* 218-227
structured methodology for configuring multiple scan chains to minimize test application time. *Narayanan, Sridhar, + , T-C Sep 93* 1121-1131
using radial-basis-function networks for approximation, dimension reduction, and nonconvex optimization. *Saha, Avijit, + , T-C Oct 93* 1222-1233

Optimization methods; cf. Approximation methods; Circuit optimization; Dynamic programming; Layout, integrated circuits; Linear programming

P

Packet radio
gossiping in distributed point-to-point networks and multihop radio networks. *Bagchi, A., + , T-C Feb 93* 253-256

Parallel processing
branching CORDIC method for performing two CORDIC algorithms in parallel using redundant number system. *Duprat, Jean, + , T-C Feb 93* 168-178
modified Massey–Omura parallel multiplier for class of finite fields GF(2^m). *Hasan, M. A., + , T-C Oct 93* 1278-1280
parallel high-radix nonrestoring division. *Schwarz, Eric M., + , T-C Oct 93* 1234-1246

+ Check author entry for coauthors

† Check author entry for subsequent corrections/comments

Parallel processing; cf. Multiprocessing; Pipeline processing
Parallel processing, interconnection; cf. Multiprocessing, interconnection
Parameter estimation
unified negative-binomial distribution for yield analysis of defect-tolerant VLSI circuits using block size as parameter. *Koren, Israel, + , T-C Jun 93* 724-734
Parity check; cf. Coding/decoding
Pattern classification
growing and pruning algorithms for neural-tree-network pattern classification using multilayer perceptrons. *Sankar, Ananth, + , T-C Mar 93* 291-299
Pattern recognition; cf. Object recognition; Pattern classification; Speech recognition
Periodic functions
computing functions $\cos^{-1}$ and $\sin^{-1}$ using CORDIC. *Mazenc, Christophe, + , T-C Jan 93* 118-122
hardware-efficient algorithms for calculating sine, cosine, and square root implemented in TTL MSI logic. *Fowkes, Raymond E., T-C Feb 93* 235-239
Permutation coding
improving bandwidth of interleaved memories for vector processors using permutation-based interleaving method; simulation analysis. *Sohi, Gurindar Singh, T-C Jan 93* 34-44
Permutation networks; cf. Multiprocessing, interconnection
Petri nets
stochastic well-formed colored nets for symmetric modeling. *Chiola, Giovanni, + , T-C Nov 93* 1343-1360
Pipeline processing
design and optimization of branch target buffers for caching branch information in pipelined processors. *Perleberg, Chris H., + , T-C Apr 93* 396-412
designing high-performance processors using real address prediction to simplify cache access paths. *Hua, Kien A., + , T-C Sep 93* 1146-1151
interlock collapsing ALUs that execute fixed-point interlocks in single cycle. *Vassiliadis, Stamatis, + , T-C Jul 93* 825-839
lower bound on VLSI complexity of converting numbers from weighted to residue representation. *Alia, Giuseppe, + , T-C Aug 93* 962-967
mechanism for reducing branch delay to zero in pipelined processors. *Gonzalez, Antonio M., + , T-C Mar 93* 363-371
systematic design of pipelined recursive filters based on multiplication algorithm. *Lapoinie, Marcel, + , T-C Apr 93* 413-426
Pipeline processing; cf. Systolic arrays; Vector processing
PLA; cf. Programmable logic arrays
Privacy; cf. Cryptography
Probability
optimal probabilistic distributed self-diagnosis techniques for multiprocessor systems. *Lee, Sunggu, + , T-C Jul 93* 882-886
unified negative-binomial distribution for yield analysis of defect-tolerant VLSI circuits using block size as parameter. *Koren, Israel, + , T-C Jun 93* 724-734
Product coding
design of fault-tolerant 3-D dynamic RAM with on-chip error-correcting circuit using augmented product code. *Mazumder, Pinaki, T-C Dec 93* 1453-1468
Programmable logic arrays
design of pseudoexhaustive testable PLA with low overhead. *Shen, Wen-Zen, + , T-C Jul 93* 887-891
Programming; cf. Object-oriented programming; Software...
Protocols
constructing multiphase communications protocols that can handle message loss and corruption during phase transitions. *Lin, Huai-An, + , T-C Jan 93* 15-26
Protocols, access
1-b delay in ring networks. *Cohen, Reuven, T-C Jun 93* 735-737†
analysis of medium-access protocol for multiclass priority-based slotted-ring LAN. *Mukherjee, Sarit, + , T-C Aug 93* 1015-1020
response to 'One-bit delay in ring networks' by R. Cohen. *Kamal, Ahmed E., + , T-C Jun 93* 737-738 (Original paper, Jun 93 735-737)
Protocols, memory; cf. Memory management

Q

Queuing analysis
alternative strategies for improving fairness and analytical model of DQDB network. *Mukherjee, Biswanath, + , T-C Feb 93* 151-167
analysis of medium-access protocol for multiclass priority-based slotted-ring LAN. *Mukherjee, Sarit, + , T-C Aug 93* 1015-1020
performance analysis of single-bus multiprocessor system with general service times. *van de Liefvoort, Appie, + , T-C Mar 93* 358-362
performance evaluation of threshold policy for scheduling readers and writers using Markovian and vacationing server models. *Thomasian, Alexander, + , T-C Jan 93* 83-98

R

Radio communication; cf. Packet radio
Radix conversion
coding theory approach to error correction in residue number system product codes. *Krishna, Hari, + , T-C Jul 93* 840-853
parallel high-radix nonrestoring division. *Schwarz, Eric M., + , T-C Oct 93* 1234-1246
reducing iteration time when result digit is zero for radix-2 SRT division and square root with redundant remainders. *Montuschi, Paolo, + , T-C Feb 93* 239-246
RAM; cf. Random-access memories
Random-access memories
design of fault-tolerant 3-D dynamic RAM with on-chip error-correcting circuit using augmented product code. *Mazumder, Pinaki, T-C Dec 93* 1453-1468
dynamic programming algorithm for cache or local RAM memory partitioning for real-time systems. *Sasinowski, John E., + , T-C Aug 93* 997-1001
improved yield models for fault-tolerant memory chips. *Stapper, Charles H., T-C Jul 93* 872-881
Real-time systems
dynamic programming algorithm for cache or local RAM memory partitioning for real-time systems. *Sasinowski, John E., + , T-C Aug 93* 997-1001
overlaying technique for solving linear equations in real-time computing. *Berkovich, Simon Y., T-C May 93* 513-517
Recursive digital filters; cf. IIR digital filters
Redundancy
restricted and unrestricted strategies for testing undetectable and redundant faults in synchronous sequential circuits. *Pomeranz, Irith, + , T-C Sep 93* 1066-1077
Redundant number systems
branching CORDIC method for performing two CORDIC algorithms in parallel using redundant number system. *Duprat, Jean, + , T-C Feb 93* 168-178
implementation of arithmetic support functions for generalized signed-digit number systems. *Parhami, Behrooz, T-C Mar 93* 379-384
online algorithm for computing signed digit representations of minimal Hamming weight. *Arno, Steven, + , T-C Aug 93* 1007-1010
polygonal representation technique for redundant representations of complex numbers and vectors. *Duprat, Jean, + , T-C Jul 93* 817-824
reducing iteration time when result digit is zero for radix-2 SRT division and square root with redundant remainders. *Montuschi, Paolo, + , T-C Feb 93* 239-246
systolic redundant residue-arithmetic error-correction circuit suitable for high-speed VLSI implementation. *Di Claudio, Elio D., + , T-C Apr 93* 427-432
Redundant systems
fault-tolerant design strategies using modular redundant systems for high reliability and safety. *Vaidya, Nitin H., + , T-C Oct 93* 1195-1206
fault-tolerant meshes and hypercubes with minimal numbers of spares. *Bruck, Jehoshua, + , T-C Sep 93* 1089-1104
fault-tolerant redundant structures based on dynamic graphs for reconfigurable, reliable wavefront and systolic arrays. *Sha, Edwin Hsing-Mean, + , T-C Jul 93* 854-862
parity placement performance in redundant arrays of inexpensive disks. *Lee, Edward K., + , T-C Jun 93* 651-664
reliability, reconfiguration, and spare allocation issues in binary-tree VLSI/WSI array architectures based on multilevel redundancy. *Chen, Yung-Yuan, + , T-C Jun 93* 713-723
stochastic model of noise effects in redundant synchronizers. *El-Amawy, Ahmed, + , T-C Dec 93* 1487-1494
testing of fault-tolerant redundant digital systems through partial control of inputs. *Pomeranz, Irith, + , T-C Oct 93* 1267-1271
yield analysis for reconfigurable array processors based on multiple-level redundancy. *Chen, Yung-Yuan, + , T-C Sep 93* 1136-1141
Reed–Solomon coding
code design for fault-detecting multibit-error-correcting unit interfacing between coded and uncoded data lines. *Redinbo, G. Robert, + , T-C Apr 93* 433-446
comment on 'Aliasing probability for multiple input signature analyzer' by D. K. Pradham et al. *Morii, Masakatu, + , T-C Sep 93* 1152 (Comments on a paper by D. K. Pradham et al., Apr 90 586-591)
design of self-diagnostic boards by multiple signature analysis. *Karpovsky, Mark G., + , T-C Sep 93* 1035-1044

Registers; cf. Shift registers
Reliability; cf. Computer reliability; Consecutive system reliability; Network reliability; Redundant systems
Reliability estimation; cf. Network reliability
Reliability testing; cf. Computer reliability
Repair; cf. Computer fault tolerance
Residue arithmetic
coding theory approach to error correction in residue number system product codes. *Krishna, Hari, + , T-C Jul 93* 840-853
lower bound on VLSI complexity of converting numbers from weighted to residue representation. *Alia, Giuseppe, + , T-C Aug 93* 962-967
systolic redundant residue-arithmetic error-correction circuit suitable for high-speed VLSI implementation. *Di Claudio, Elio D., + , T-C Apr 93* 427-432
technique for fast number comparison in residue number system. *Dimauro, G., + , T-C May 93* 608-612
Residue coding
coding theory approach to error correction in residue number system product codes. *Krishna, Hari, + , T-C Jul 93* 840-853
Resonance; cf. Tunnel diodes
Resource management; cf. Multiprocessing...
Routing; cf. Multiprocessing, interconnection

S

Search methods
structured methodology for configuring multiple scan chains to minimize test application time. *Narayanan, Sridhar, + , T-C Sep 93* 1121-1131
Self-testing
accumulator-based compaction of BIST responses. *Rajski, Janusz, + , T-C Jun 93* 643-650
algorithm for determining single-fault set diagnosability under symmetric invalidation graph-theoretic model. *Stephens, Judy, + , T-C Aug 93* 981-983
comment on 'Aliasing probability for multiple input signature analyzer' by D. K. Pradham et al. *Morii, Masakatu, + , T-C Sep 93* 1152 (Comments on a paper by D. K. Pradham et al., Apr 90)
designing checking circuitry for concurrent testable circuit using Hopfield neural network and spectral techniques based on Reed–Muller transform. *Ortega, Julio, + , T-C Aug 93* 898-912
design of pseudoexhaustive testable PLA with low overhead. *Shen, Wen-Zen, + , T-C Jul 93* 887-891
design of self-diagnostic boards by multiple signature analysis. *Karpovsky, Mark G., + , T-C Sep 93* 1035-1044
determining aliasing probability associated with different compaction schemes for multiple-input signature analysis in BIST. *Kameda, Tiko, + , T-C Feb 93* 228-234
fault detection in cascode-voltage-switch parity trees with application to strongly self-checking parity and two-rail checkers. *Jha, Niraj K., T-C Feb 93* 179-189
recursive pseudoexhaustive test pattern generation. *Rajski, Janusz, + , T-C Dec 93* 1517-1521
Self-testing; cf. Computer fault diagnosis
Semiconductor device fabrication; cf. Integrated circuit fabrication
Semiconductor device thermal factors; cf. Integrated circuit thermal factors
Sequential logic circuit fault diagnosis
restricted and unrestricted strategies for testing undetectable and redundant faults in synchronous sequential circuits. *Pomeranz, Irith, + , T-C Sep 93* 1066-1077
Sequential logic circuits; cf. Asynchronous logic circuits
Sequential logic circuit testing
FASTEST, efficient algorithm for sequential circuit test generation. *Kelsey, Todd P., + , T-C Nov 93* 1361-1371
Sequential logic circuit testing; cf. Sequential logic circuit fault diagnosis
Set theory
k-coterie for solving distributed *k*-mutual-exclusion problem. *Kakugawa, Hirotsugu, + , T-C May 93* 553-558
Shift registers
determining aliasing probability associated with different compaction schemes for multiple-input signature analysis in BIST. *Kameda, Tiko, + , T-C Feb 93* 228-234
Signal processing; cf. Array processing; Image processing
Simulation
correction to 'Synthetic traces for trace-driven simulation of cache memories'. *Thiébaut, Dominique, + , T-C May 93* 635-636
improving bandwidth of interleaved memories for vector processors using permutation-based interleaving method; simulation analysis. *Sohi, Gurindar Singh, T-C Jan 93* 34-44
Smartcards; cf. Microcomputer peripherals
Software
angle recoding method for CORDIC algorithm implementation. *Hu, Yu Hen, + , T-C Jan 93* 99-102
branching CORDIC method for performing two CORDIC algorithms in parallel using redundant number system. *Duprat, Jean, + , T-C Feb 93* 168-178
computing functions $\cos^{-1}$ and $\sin^{-1}$ using CORDIC. *Mazenc, Christophe, + , T-C Jan 93* 118-122
hardware-efficient algorithms for calculating sine, cosine, and square root implemented in TTL MSI logic. *Fowkes, Raymond E., T-C Feb 93* 235-239
Software; cf. Multitasking
Software fault diagnosis
concurrent methods for software error detection in programmable systolic arrays. *Hughey, Richard, T-C Jun 93* 752-756
Software fault tolerance
Nest, nested-predicate scheme using formalized model for fault-tolerant algorithms and general method for algorithm design. *Laranjeira, Luiz A., + , T-C Nov 93* 1303-1324
Software, operating systems
protected object references in heterogeneous distributed systems. *Geihs, Kurt, + , T-C Jul 93* 809-816
Sorting/merging
minimal test set for multioutput threshold circuits implemented as sorting networks. *Piestrak, Stanislaw J., T-C Jun 93* 700-712
optimal bounded-degree VLSI sorting networks combining orthogonal-tree and shuffle networks. *Alnuweiri, Hussein M., T-C Jun 93* 746-752
Source coding; cf. Cryptography
Spectral analysis; cf. Transforms
Speech recognition
parallel computational model for integrated speech and natural language understanding. *Chung, Sang-Hwa, + , T-C Oct 93* 1171-1183
Square rooting
hardware-efficient algorithms for calculating sine, cosine, and square root implemented in TTL MSI logic. *Fowkes, Raymond E., T-C Feb 93* 235-239
reducing iteration time when result digit is zero for radix-2 SRT division and square root with redundant remainders. *Montuschi, Paolo, + , T-C Feb 93* 239-246
Standards; cf. ANSI standards
Statistics; cf. Probability
Stochastic processes
stochastic model of noise effects in redundant synchronizers. *El-Amawy, Ahmed, + , T-C Dec 93* 1487-1494
Stochastic processes; cf. Gaussian processes; Markov processes; Petri nets; Probability
Switches/switching; cf. Electrooptic switches
Switching functions
solution of switching equations based on tabular algebra. *Trabado, Pablo P., + , T-C May 93* 591-596
Switching systems; cf. Communication switching
Synchronization
method for maintaining causality within medium-grained cellular-based architectures that combines benefits of data-driven communication and globally clocked systolic arrays. *Spray, Andrew, + , T-C Jan 93* 113-118
stochastic model of noise effects in redundant synchronizers. *El-Amawy, Ahmed, + , T-C Dec 93* 1487-1494
Systolic arrays
concurrent methods for software error detection in programmable systolic arrays. *Hughey, Richard, T-C Jun 93* 752-756
fault-tolerant redundant structures based on dynamic graphs for reconfigurable, reliable wavefront and systolic arrays. *Sha, Edwin Hsing-Mean, + , T-C Jul 93* 854-862
method for maintaining causality within medium-grained cellular-based architectures that combines benefits of data-driven communication and globally clocked systolic arrays. *Spray, Andrew, + , T-C Jan 93* 113-118
systolic architecture for computing inverses and divisions in finite fields $GF(2^m)$. *Wang, Chin-Liang, + , T-C Sep 93* 1141-1146
systolic modular multiplication for RSA cryptosystems. *Walter, Colin D., T-C Mar 93* 376-378
systolic redundant residue-arithmetic error-correction circuit suitable for high-speed VLSI implementation. *Di Claudio, Elio D., + , T-C Apr 93* 427-432

T

TDM; cf. Time-division multiplexing
Tessellation automata; cf. Cellular automata
Testing; cf. Built-in testing; Computer testing; Logic circuit testing; Memory testing; Self-testing
Thermal factors; cf. Integrated circuit thermal factors
Time-division multiplexing
time-division optical-waveguide interconnection of multiprocessor arrays with synchronous optical switches. *Qiao, Chunming, + , T-C May 93* 577-590
Timing; cf. Synchronization
Timing jitter
stochastic model of noise effects in redundant synchronizers. *El-Amawy, Ahmed, + , T-C Dec 93* 1487-1494
Token-passing; cf. Protocols, access
Tolerance analysis/assignment; cf. Yield optimization
Topology; cf. Graph theory; Multiprocessing, interconnection
Traffic control; cf. Communication switching
Transforms
designing checking circuitry for concurrent testable circuit using Hopfield neural network and spectral techniques based on Reed–Muller transform. *Ortega, Julio, + , T-C Aug 93* 898-912
test-pattern generation for detecting single stuck-at faults based on Reed–Muller coefficients. *Ortega, Julio, + , T-C Aug 93* 968-980
Transforms; cf. Discrete Fourier transforms; Laplace transforms
Transistor-transistor logic
hardware-efficient algorithms for calculating sine, cosine, and square root implemented in TTL MSI logic. *Fowkes, Raymond E., T-C Feb 93* 235-239
Trees, graphs
broadcasting algorithm based on edge-disjoint spanning trees for incomplete hypercubes. *Tien, Jenn-Yang, + , T-C Nov 93* 1393-1398
growing and pruning algorithms for neural-tree-network pattern classification using multilayer perceptrons. *Sankar, Ananth, + , T-C Mar 93* 291-299
parametric module allocation on partial k-trees. *Fernández-Baca, D., + , T-C Jun 93* 738-742
reliability, reconfiguration, and spare allocation issues in binary-tree VLSI/WSI array architectures based on multilevel redundancy. *Chen, Yung-Yuan, + , T-C Jun 93* 713-723
Trigonometric functions; cf. Periodic functions
Truncation errors; cf. Finite wordlength effects
TTL; cf. Transistor-transistor logic
Tunnel diodes
multivalued counters constructed with resonant-tunneling diodes. *Kuo, Tai-Haur, + , T-C Jan 93* 106-109

V

Vector processing
analytical estimation of vector access performance in parallel memory architectures. *Harper, D. T., III, + , T-C May 93* 616-624
improving bandwidth of interleaved memories for vector processors using permutation-based interleaving method; simulation analysis. *Sohi, Gurindar Singh, T-C Jan 93* 34-44
manipulating general vectors on synchronous binary n-cube. *Lin, Woei, T-C Jul 93* 863-871
OPSILA computer combining vector and parallel processing. *Boeri, Fernand, + , T-C Jan 93* 76-82
prime-mapped cache design for vector computers. *Yang, Qing, T-C Dec 93* 1411-1424
reducing interference among vector accesses in interleaved memories. *Raghavan, Ram, + , T-C Apr 93* 471-483
Vectors
angle recoding method for CORDIC algorithm implementation. *Hu, Yu Hen, + , T-C Jan 93* 99-102
polygonal representation technique for redundant representations of complex numbers and vectors. *Duprat, Jean, + , T-C Jul 93* 817-824
Very-large-scale integration
branching CORDIC method for performing two CORDIC algorithms in parallel using redundant number system. *Duprat, Jean, + , T-C Feb 93* 168-178
design of fault-tolerant 3-D dynamic RAM with on-chip error-correcting circuit using augmented product code. *Mazumder, Pinaki, T-C Dec 93* 1453-1468
lower bound on VLSI complexity of converting numbers from weighted to residue representation. *Alia, Giuseppe, + , T-C Aug 93* 962-967
multiple-way network partitioning with different cost functions. *Sanchis, Laura A., T-C Dec 93* 1500-1504
optimal bounded-degree VLSI sorting networks combining orthogonal-tree and shuffle networks. *Alnuweiri, Hussein M., T-C Jun 93* 746-752
reliability, reconfiguration, and spare allocation issues in binary-tree VLSI/WSI array architectures based on multilevel redundancy. *Chen, Yung-Yuan, + , T-C Jun 93* 713-723
vertical migration of software functions and algorithms into microcoded VLSI structures using enhanced microsequencing. *Papachristou, Christos A., + , T-C Jan 93* 45-61
Very-large-scale integration; cf. Array processing; Layout, integrated circuits; Logic circuit...
Visualization
data structure for circular string analysis and visualization. *Mehta, Dinesh P., + , T-C Aug 93* 992-997
VLSI; cf. Very-large-scale integration

W

Wafer-scale integration
reliability, reconfiguration, and spare allocation issues in binary-tree VLSI/WSI array architectures based on multilevel redundancy. *Chen, Yung-Yuan, + , T-C Jun 93* 713-723
Wavelength-division multiplexing
hierarchical scalable photonic architectures for high-performance processor interconnection. *Dowd, Patrick W., + , T-C Sep 93* 1105-1120

Y

Yield optimization
improved yield models for fault-tolerant memory chips. *Stapper, Charles H., T-C Jul 93* 872-881
reliability, reconfiguration, and spare allocation issues in binary-tree VLSI/WSI array architectures based on multilevel redundancy. *Chen, Yung-Yuan, + , T-C Jun 93* 713-723
unified negative-binomial distribution for yield analysis of defect-tolerant VLSI circuits using block size as parameter. *Koren, Israel, + , T-C Jun 93* 724-734
yield analysis for reconfigurable array processors based on multiple-level redundancy. *Chen, Yung-Yuan, + , T-C Sep 93* 1136-1141